

ECE 383 - Embedded Computer Systems II Lecture 12 - Datapath and Control

UNITED STATES AIR FORCE ACADEMY



Lesson Outline



CHECK GRADES IN BLACKBOARD

- HW# 8 Due
 CpE's and device drivers or HW interface
 - Ready, Scan, CW, SW?
- GR Lesson 14 17
 - Example code and Mini-C
- 2-Line Handshake Skip -his year
- Datapath and Control BRAM
- Lab 2 Next Lesson!
 - Show schematic
- Packages [not required anymore]

HW 862 ?

Integrity - Service - Excellence



٠

Schedule


L9	Finite State Machines	10.2.1, 10.3.2, 10.4, 10.6.1	Lab1 Write-up HW #6	COB L9 BOC L10
L10	Datapath and Control	11.1, 11.2, 14.4.2	HW #7	BOC L11
L11	Datapath and Control	11.5	HW #8	BOC L12
L12	Datapath and Control		HW #8b 2	BOC L13
L13	Lab2 - Data acquisition, storage and display		Gate Check 1	COB L13
L14	Lab2 - Data acquisition, storage and display		Gate Check 2	COB L14
L15	Lab2 - Extra lesson added this year		Gate Check 3	COB L15
L16	Lab2 - Data acquisition, storage and display		Lab2 Functionality	COB L16
L17	GR #1			
L18	Soft CPU		Lab2 Write-up HW #9	COB L18 BOC L19

9 February 2021 Integrity - Service - Excellence




Given on GR

Mini-C to DataPath and Control



9 February 2021 Integrity - Service - Excellence

Given on GR





HW8: Ready, Scan, CW, SW?

- Datapath and Control Design Methodology
 - Datapath responsible for data manipulations
 - <u>Control</u> responsible for sequencing the actions of the datapath




Fig 10.0 - An abstract digital system constructed from a datapath and a control unit.


Integrity - Service - Excellence





- Bring your calculator. No sympathy if you don't.
- Clock and Reset on diagram?
- Two states or one state?
- Decoding clock, low and high
 - Can you make a 4-state FSM to track the rise and fall of a clock?


cuk TTTTTTT



GR: two states or one state?

If you are designing a FSM controlling a datapath, and you need to do some action (from the controller) and then store the result, this takes two states (not one state).

For example, see the diagram below. The action is selecting "left" or "right", and then storing the value in the variable called "result". Takes two states! (I've seen students try to do this in one state).



Sometimes an action and storing can take just one state, when the action does not require a signal from the controller (because combinational logic is just real-time computing the action). For example, suppose the action is an ALU computation (real-time combinational logic), and the result of the ALU computation just needs to be stored in a register. This required just one state \rightarrow load register. When previous state \downarrow of the ALU computation just needs \downarrow is 'i' (Lond), from previous state \downarrow of the ALU computation (real-time combinational logic).


9 February 2021



Integrity - Service - Excellence

†()

LABZ



9 February 2021



Artix 7 FPGA

- First page of 7 Series Family Overview: <u>https://www.xilinx.com/support/documentation/data_sheet</u> <u>s/ds180_7Series_Overview.pdf</u>
- Third page lists quantities how many of these resources our Nexys Video boards have.
 - For reference we are using the XC7A200T chip and the SBG484 package.



- In our upcoming Lab2, you will need a large RAM to store <u>18-bit</u> audio samples streaming in from the ATLYS board.
- The Xilinx FPGA on our board, a Artix 7, contains built in block RAMs (BRAMs).
- You can select of the three main BRAMSconfiguration (BRAM_SDP_MACRO, BRAM_SINGLE_MACRO, BRAM_TDP_MACRO) available in the UNIMACRO library.
- We will be using a BRAM_SDP_MACRO in our design.
- According to <u>Vivado Design Suite 7 Series FPGA</u> <u>Libraries Guide</u>:

Integrity - Service - Excellence





- FPGA devices contain several block RAM memories that can be configured as general-purpose 18Kb or 36Kb RAM/ROM memories.
- These block RAM memories offer fast and flexible storage of large amounts of on-chip data.
- Both read and write operations are fully synchronous to the supplied clock(s) of the component.
- However, <u>READ</u> and W<u>RITE</u> ports can operate fully independently and asynchronously to each other, accessing the same memory array.
- Byte-enable write operations are possible, and an optional output register can be used to reduce the clock-to-out times of the RAM.




- This is a schematic symbol of BRAM memory.
- Notes:
 - Inputs are on left
 - Outputs are on the right.
 - Left top side write functions
 - Left bottom the read functions
- The three types of BRAMs are highly configurable, but may be overwhelming to the new designer.

Macro: Simple Dual Port RAM









9 February 2021 Integrity - Service - Excellence

UNITED STATE AIR FORC ACADEM	s E	and Control – BRAM Example Instantiation
	ce: Vivado Design Suite 7 Series FPGA L UG953 (v 2012.4) July 25, 2012	Libraries Guide
 Page:	10	
•	mory: BRAM_SDP_MACRO eric map (BRAM_SIZE => "18Kb", DEVICE => "7SERIES", DO_REG => 0, INIT => X"000000000000000000000,	Target BRAM, "18Kb" or "36Kb" Target device: "VIRTEX5", "VIRTEX6", "SPARTAN6, 7SERIES" Optional output register disabled Initial values on output port

-- Not sure how to initialize the RAM from a file

-- Valid values are 1-72 (37-72 only valid when BRAM_SIZE="36Kb")

-- Valid values are 1-72 (37-72 only valid when BRAM_SIZE="36Kb")

SIM_COLLISION_CHECK => "NONE", -- Collision check enable "ALL", "WARNING_ONLY", "GENERATE X ONLY" or "NONE"

SRVAL => X"00000000000000000") -- Set/Reset value for port output

INIT_FILE => "NONE",

WRITE WIDTH => 18,

READ WIDTH => 18,

et/Reset value for port output

UNITED STATES AIR FORCE ACADEMY

Datapath and Control – BRAM Instantiation continued

port map (

DO => readOutput, RDADDR => vecAddrRead, RDCLK => clk, RST => reset, RDEN => cw(5), ^ REGCE => '1', DI => writeInput, WE => cw(2 downto 2), ^ WRADDR => vecAddrWrite, WRCLK => clk,

WREN
$$=> cw(4)$$
;

- -- Output read data port, width defined by READ_WIDTH parameter
- -- Input address, width defined by port depth
- -- 1-bit input clock
- -- active high reset
- -- read enable
- -- 1-bit input read output register enable ignored
- -- Input data port, width defined by WRITE_WIDTH parameter
- -- since RAM is byte read, this determines high or low byte
- -- Input write address, width defined by write port depth
- -- 1-bit input write clock
- -- 1-bit input write port enable



```
process(clk)
begin
    if (rising edge(clk)) then
        if (n reset = '0') then
            addrWrite <= (others => '0');
        elsif (cw(1 \text{ downto } 0) = "01") then
            addrWrite <= addrWrite + 1;
        elsif (cw(1 \text{ downto } 0) = "11") then
            addrWrite <= (others => '0');
        end if:
    end if;
end process;
addrRead <= addrWrite - 1;
                                                      -- Have the read follow the writes
writeInput <= "10101010101010" & vecAddrWrite(3 downto 0); -- Provide some changing data input</pre>
reset <= not n reset; 🔀
                                                      -- BRAM reset is active high
vecAddrWrite <= std logic vector(addrWrite); -- type conversion (address are std logic vector)</pre>
vecAddrRead <= std logic vector(addrRead);</pre>
```

9 February 2021 Integrity - Service - Excellence



Datapath and Control – Class Activity

Class Activity:

Determine what will happen inside the RAM defined above when subject to the following signals.


-- vecAddrRead = vecAddrWrite - 1

-- writeInput <= "10101010101010" vecAddrWrite(3 downto 0);

 $cw(5) \le 1'$, '0' after 7 us, '1' after 8 us: -- READ ENABLE

 $cw(4) \le 1'$, '0' after 3 us, '1' after 4 us; -- WRITE ENABLE

cw(3 downto 2) <= "11", "10" after 4 us, "01" after 5 us, "11" after 6us; -- BYTE WRITE ENABLE cw(1 downto 0) <= "01"; -- COUNTER CONTROL



UNITED STATES

Name			Value	0 us					ľ	2 us				.	4us					6 us					8 us		
	clk		0																								
ų	rese	t	1																								
▶ 🐝				U (0		1		2		3	4	5	(7	8	9	X 1	ιþ –	11	12	13	X 1	4 X	15	16
•	writ	einpu	2aaa0	(2a)	2aaa0	X	2aaa	1 (2aa	a2 🔷	2aaa3	2aaa4	2aaa5	2aa	a6 🔷	2aaa7	2aaa8	2 aaa9) 2a	aaa	2aaab	2aaac	2aaad	2 2aa	ae 🛛	2aaaf	2a)
	ite A/																				0						
▶ 🐝				XX	1023	X	0		1		2	3	4			6	7	8	X	•	10	11	12	<u>\</u> 1	<u>3</u>)	14	15
▶ 🧠	read	loutp	2aaae		00000				2aa	a0 🔷	2aaa1	2aaa2	2 aaa3		000	00	2a (a00	χ οο	0a8	000a9	X	2aaaa		X	2aaad	2a)
	ad A/I																										
V			111101				11110	01					101101			111001		110101		X	111101		011101			111101	
	16	[5]	1	an a					1					16.60	See a					and a					and the second		120140
	ų	[4]	1	Sec. 1											di la la					and the					a la come de la come de La come de la		
	16	[3]	1	64646											del del					1926							
	16	[2]	1	140,000			1112123							No.			Set of			1							
	16	[1]	0																								
	ų,	[0]	1	Sec. 1		1000	i i angi	Sec. Sec.	644	335.54		elessingen and		e le			0000000			1999					Sec. Se		de la compañía de la Compañía de la compañía

Addr	Write Input	WREN= <u>cw(</u> 4)	WE= <u>cw(</u> 3,2)	RDEN=CW(5)	Read Value
0x0	0x2AAA0	1	11	1	0x2AAA0
0x1	0x2AAA1	1	11	1	0x2AAA1
0x2	0x2AAA2	1	<u>1</u>	1	0x2AAA2
0x3	0x2AAA3	1	11	1	0x2AAA3
0x4	0x2AAA4	0	11	1	0x00000
0x5	0x2AAA5	0	11	1	0x00000
0x6	0x2AAA6	1	10	1	0x2AA00
0x7	0x2AAA7	1	10	1	0x2AA00
0x8	0x2AAA8	1	01	1	0x000A8
0x9	0x2AAA9	1	01		0x000A9
0xA	0x2AAAA	1	11	1	0x2AAAA
0xB	0x2AAAB	1	11	0	0x2AAAA
0xC	0x2AAAC	1	11	0	0x2AAAA
0xD	0x2AAAD	1	11	1	0x2AAAD
0xE	0x2AAAE	1	11	1	0x2AAAE
0xF	0x2AAAF	1	11	1	0x2AAAF



Datapath and Control -Packages

- Packages are a nice way to hide lots of component declarations
- Redundancy is one of the main contributors of complexity in software is redundancy.
- Having an entities declaration in several different architectures is regundant.
- Pulling all these declarations into one file eliminates this redundancy and make the code much easier to maintain and update.
- So how do you create a Package?



Datapath and Control -Packages

- Packages Package for Lab 2
 - http://ece.ninja/387/lecture/code/lab2_pack.vhdl
- Include this at the top of your file:
 - use work.lab2Parts.all; -- all my components are declared here



26

- In most cases, digital systems require data from the external world in order to perform their tasks.
- In cases where the digital system and the outside word operate on independent clocks, the transfer of data is complicated by the lack of a common clock.
- To understand how a reliable transfer of data can be performed in this circumstance, consider the following scenario of a producer trying to deliver a packet of candies to a consumer.

Figure 12.2: A timing diagram of a data transfer between a producer and a consumer.






Figure 12.2: A timing diagram of a data transfer between a producer and a consumer.



- This protocol, regardless of who is the producer or consumer, is called a two-line handshake because the communicating agents must have two, coordinating signals Request (REQ) and Acknowledge (ACK) and at least one data line.
- REQ signal used by the active agent to signal a readiness to perform a data transfer.
- ACK signal used by the passive agent to acknowledge the data has been transferred.


Figure 12.2: A timing diagram of a data transfer between a producer and a consumer.



- An algorithm description of the two-line handshake for a digital circuit which is the passive consumer is shown below.
 - 1. while(REQ==0); // Do nothing but yait
 - 2. register = DATA // Latch the data
 - 3. ACK=1; // Acknowledge the producer
 - 4. while(REQ==1); X Do nothing but wait
 - 5. ACK=0; // Acknowledge the producer
- In Line 1 and Line 4, the body of the while loops are empty; there is nothing to do but wait.
- Furthermore, with respect to the external world, the ACK and REQ signals act as status and command bits, respectively.
- The algorithm above is translated into datapath and control in Figure 12.3.

Figure 12.2: A timing diagram of a data transfer between a producer and a consumer.





 while(REQ==0); // Do nothing but wait
 register = DATA // Latch the data
 ACK=1; // Acknowledge the producer
 while(REQ==1); // Do nothing but wait
 ACK=0; // Acknowledge the producer

Figure 12.3: The datapath and control components required to implement a two-line handshake where the digital system is the passive consumer.





9.

N.

11.

12.

- Build a circuit to read in an 8-bit KEY using a two-line handshake; the circuit is a passive consumer.
- The circuit should search an 18kx16 RAM, counting the number of words that match KEY.
- Assume the RAM is preloaded with data and it can respond to a read request with valid data within one clock

1. while(1) {

- 2. while (REQ == 0);
- 3. KEY = data;
- 4. ACK = 1;
- 5. while (REQ == 1);
- 6. ACK = 0;
- 7. match = 0;
- 8. for(i=0; i<1024; i++) {
 - MBR = RAM[i];
 - if (MBR == KEY) {
 - match=match+1;
 - // end if
- 13. } // end for
- 14. } // end while

HW862

For 1023 memory locations in a BRAM, build a circuit to read in a 16-bit DATA_IN whenever READY goes HIGH, increment the data by 7, store the value in the current memory location, and then read the data stored at this memory location back out and store it in an output register called DATA_OUT. Then repeat for the next memory location.


You are given hw8b2 tb.vhdl,

You are given partial files for HW8b2_design_template.pptx, hw8b2_cu.vhdl, and hw8b2_dp.vhdl Which you will need to complete.


Here is the mini-C to implement:

- 1. <u>for(</u>i=0; i<1023; i++) { // for every memory location
- <u>while(READY==0);</u> // wait for ready (rising edge)
- 4. RAM[i] = DATA_IN + 7; //_store data + 7 in memory location i
- 5. DATA_OUT = RAM[i];_// read data from memory location i
- 6. <u>while(READY==1);</u> // wait for ready (falling edge)
- <u>7.</u> } // end for

Ocsign Template



Example Simulation Plot



•



For next class

- Do HW8b
- Prep for lab2
 - Read the assignment
 - Copy your lab1 files and given lab2 files, and build a lab2 project in vivado
 - GateCheck 1 due EOC next lesson
- Rest of Class today?
 - Work on HW8b?
 - Intro to Lab#2
 - GR Review?
 - HW8?

9 February 2021 Integrity - Service - Excellence



Homework #8

Name	Value	0 us 100 us 200 us 300 us
Ug clk	0	
😼 reset	1	
😼 kbclk	1	
😼 kbdata	1	
🕼 state	waitstart	
🖫 sw	0	
🔓 busy	0	
🕨 📲 shiftreg[10:0]	11000101100	0000000000 (1, (1, (0, (0, (0, (0, (1, (1, (0, (1,., (1,.,(1,(1,.,(1,(1,.,(1,(1,(1,.,(1,(1,.,(1
▶ 🔩 scan[7:0]	16	00 80 c0 60 b0 58 2c 15
🕨 📲 keycntr[5:0]	0	0 1 2 3 4 5 6 7 8 9 10 11
N		
Name	Value	 400 us 500 us600 us700 us
🔓 cik	0	
∐e cik ∐e reset	0 1	400 us 500 us 600 us 700 us 700 us
记。cik 记。reset 记。kbcik	0 1 1	1400 us 500 us 600 us 700 us
₩ clk ₩ reset ₩ kbclk ₩ kbdata	0 1 1 1	
12g cik 12g reset 12g kbcik 12g kbdata 12g state	0 1 1 1 waitstart	4400 us 500 us 600 us 700 us 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
U cik U reset U kbcik U kbdata U state U sw	0 1 1 1 waitstart 0	
U cik U reset U kbcik U kbdata U state U sw U busy	0 1 1 1 waitstart 0 0	
 ↓ clk ↓ reset ↓ kbclk ↓ kbdata ↓ state ↓ sw ↓ busy ▶ ➡ shiftreg[10:0] 	0 1 1 1 1 waitstart 0 0 11000101100	
Image: Cik	0 1 1 1 waitstart 0 0 11000101100 16	0 1
Image: clk Image: clk <th>0 1 1 1 1 waitstart 0 0 11000101100</th> <th></th>	0 1 1 1 1 waitstart 0 0 11000101100	



HW8 solution?

9 February 2021 Integrity - Service - Excellence