#### Lesson 17 now 18: Microblaze

GRI post-mortem?

#### MicroBlaze SDK contingency plan for 2023

- Problem: MicroBlaze needs SDK tool, but is blocked on govt/cadet laptops by comm squadron
  - o Last year had enough NUCs (12) for the class, but this year have 24 students total
- Mitigation Part 1
  - Lab partner idea for HW 9, 10, 11 and Lab3 4 option.
    - share code, demo, plots, design;
    - But write-up own report; turn in own repo; each turn in gradescope
- Mitigation Part 2
  - Use own laptop / dorm computer if BYOD (not running govt image)
  - Use 12 NUCs (24 students / 2 = 12)
    - NUC setup
      - Virtual keyboard (or USB extender or keyboard with USB port)
        - Ask Payton Rawson for setup instructions
      - REPO LOCATION: Path cannot have a space " ".
        - If documents path has a space, use "public" directory
      - Cannot put project folder on the DESKTOP
  - o Checkout one of 6 laptops in Dr York's Office
  - o Seniors got windows computer in Capstone room?
  - o Bonus: get Vitas Working
    - Vitas can run on govt/cadet laptops
    - Nebraska: a couple of students did on their own (no notes); twice hard disk space???
    - Dr York tried last summer: makefile issue
  - Bonus: get Linux version running (if you have a Linux computer)



# **Lesson Outline**

- HW# 9 BOC Next Lesson!
- Soft CPU MicroBlaze
  - MicroBlaze Intro
  - MicroBlaze Tutorial
  - Adding LEDs GPIO

While I talk, go ahead and do step 1 of
 MicroBlaze\_Install\_short\_version.pdf

· Got SDK installed?



1 March 2021

# Lesson #s off one lesson (due to extra lab2 day)

L17	Lab2 - Data acquisition, storage and display		Lab2 Functionality	COB L17
L18	Soft CPU	ſ	Lab2 Write-up HW #9	COB L18 BOC L19
L19	Soft CPU		HW #10 🦛 🕅	BOC L20
L20	Soft CPU		HW #11	BOC L21
L21	Lab3 - O'scope control	Final Project Ideas		
L22	Lab3 - O'scope control		Gate Check 1	End of L22
L23	Lab3 - O'scope control		Gate Check 2	End of L23
L24	Lab3 - O'scope control	F	Lab3 Functionality GC3	COB L24
L25	Lab3 - O'scope control	2	Lab 3 Functionality	COB L25
L26	Direct Digital Synthesis	Final Project Ideas	Lab3 Write-up Einal Project Proposal Section 2	COB L26 BOC L27



# **Debugging?**

- Understand the lab
- Babysteps vs Homerun
- Divide-n-Conquer
- Methods
- Code Walk-through
- 🕑 🔳 Testbench
  - Small "play space"
  - Large lab2

See 383 website -> Data Sheetic -> Debagging hints

1 March 2021 Integrity - Service - Excellence



Lab2->Lab3

## exSel and Flag Register?





# **MicroBlaze Intro**

Pay attention:

- Install microblaze 3 times over the next 3 lessons
  - (save vs redo?)
- HW 9, 10, and 11 crucial to lab3

Integrity - Service - Excellence

6



Not a Toy Processor

**AIR FORCE** 

#### picoblaze? Microblaze Intro

- The goal of today's class is to bring you up to speed on how to instantiate a microBlaze processor on our Artix 7, integrate a custom piece of VHDL code to the processor, and then to write some C code to run on the microBlaze to control the custom VHDL module. Here are some specifications on the microBlaze processor:
- It has thirty-two 32-bit general purpose registers.
- It uses a 32-bit instruction word with three operands, and has two addressing modes.
- It has a 32-bit address bus.
- It uses a single issue (3 or 5)-stage pipeline.



# Microblaze Intro



Figure 1-1: MicroBlaze Core Block Diagram



# **MicroBlaze Tutorial**



- MicroBlaze Tutorial <- Digilent Website
- Nexys\_Video\_MicroBlaze\_Tutorial.pdf
- MicroBlaze\_Install\_short\_version.pdf

← 46 pages ← 3 pages

Lecture:	17
Homework	<u>HW #9</u>
Status	Complete
MicroBlaze Tutorial on Digilent Website	MicroBlaze Tutorial
MicroBlaze Tutorial with ECE 383 Deviations	MicroBlaze Tutorial MicroBlaze Tutorial Short Version
Supplemental Lesson Slides	ECE_383_Lec17.pptx
Code	Lec17.c (Initial Hello World) Lec17_v2.c (Example code to interface with GPIO LEDs



# Microblaze - Tutorial Overview

- In this tutorial, you will be introduced to the tool flow for simple MicroBlaze designs. Specifically, you will create a design that continuously reads the input from UART and writes that value to the LEDS. The UART will be connected from the FPGA to your computer via a micro USB cable.
- You will follow the tutorial by step.

#### UNITED STATES AIR FORCE ACADEMY

# **Microblaze - Tutorial Deviations**

#### Deviations from the Tutorial

- Call your project "L17" or "Lesson17".
- Keep in mind that you can zoom in and out on your block diagram.
- The AXI bus is the bus the Microblaze uses, similar to a PCI bus in normal PC's.
- What does the UART actually do? Although you learned about it in ECE382, you can read more about UART's for a refresher.
- UART Controller?
- Ignore step 6.3 completely. When you do step 6.2, just check the "reset" box in the automatic connections dialogue under clock wizard. You do not need to make the connection manually.
- The Memory Interface Generator (MIG) is used essentially add BRAM (it is SDRAM in this case).
- Although you didn't need to make the first connection manually, you do need to make the 2nd connection manually (with the RAM).



# Microblaze - Tutorial

- https://reference.digilentinc.com/learn/programmable -logic/tutorials/nexys-video-getting-started-withmicroblaze/start
- https://reference.digilentinc.com/learn/programmable -logic/tutorials/pmod-ips/start
- https://reference.digilentinc.com/nexys/nexysvideo/gs mb?s[]=ip&s[]=integrator
- https://reference.digilentinc.com/learn/programmable -logic/tutorials/zedboard-creating-custom-ipcores/start



# **Microblaze - Getting Started**

- What you need before proceeding with this guide
- Software
  - Xilinx Vivado with the SDK package.
    - Follow this Wiki guide (<u>Installing Vivado</u>) on how to install and activate Vivado 2018.2

#### Board Support Files

- Board Support Files. These files will describe GPIO interfaces on your board and make it easier to select your FPGA board and add GPIO IP blocks.
  - Follow this Wiki guide (<u>Vivado Board Files for Digilent 7-Series FPGA</u> <u>Boards</u>) on how to install Board Support Files for Vivado 2018.2

#### J Hardware

 Digilent Nexys Video FPGA Board and Micro USB Cable for UART communication and JTAG programming



## Microblaze

https://reference.digilentinc.com/learn/programmable -logic/tutorials/nexys-video-getting-started-withmicroblaze/start U ART USB Proz IGILEN

Integrity - Service - Excellence



# Microblaze - Introduction

remember

- Microblaze is a soft IP core from Xilinx that will implement a microprocessor entirely within the Xilinx FPGA general purpose memory and logic fabric. For this tutorial, we are going to add a Microblaze IP block using the Vivado IP Integrator tool.
- In addition to the Microblaze IP block, we would also like to make use of the DDR3 SDRAM component on the Nexys Video. Therefore a MIG (Memory Interface Generator) IP block will be added to our design.
- Finally, a UART (Universal Asynchronous Receiver/Transmitter) IP block will be added to communicate between the host PC and the soft processor core running on the Nexys Video.



# Microblaze

- General Design Flow Vivado
  - Open Vivado and select Nexys Video board
  - Create an new Vivado Project
  - Create empty block design workspace inside the new project
  - Add required IP blocks using the IP integrator tool and build Hardware Design
  - Validate and save block design
  - Create HDL system wrapper
  - Run design Synthesis and Implementation
  - Generate Bit File

CDK tool

• Export Hardware Design including the generated bit stream file to



# Microblaze

- Now the Hardware design is exported to the SDK tool. The Vivado to SDK hand-off is done internally through Vivado. We will use SDK to create a Software application that will use the customized board interface data and FPGA hardware configuration by importing the hardware design information from Vivado.
- General Design Flow SDK
  - Create new application project and select default Hello World template
  - Program FPGA
  - Run configuration by selecting the correct UART COM Port and Baud Rate
     9600





/ will for HW 9-n-10. Not HW 11 and Lab3

- Ensure at this time don't use the MicroBlaze Interrupt Controller on the MicroBlaze Block Automation.
- Trouble with too many errors with MIG Block
   Automation. Should only have the error message [BD
   41-1273] 
   — the "good" error

Design won't validate or build with more error messages.

Block Design name may need to start with "design"



## Microblaze

#### Errors after MIG Block Automation Run

	Critical Messages
	There were seven error messages while running block automation.
good	Messages
	[BD 41-1273] Fror running apply_rule TCL procedure: can't read "board_if": no such variable ::xilinx_cen_bd_rule_mig_7series::apply_rule Line 48
	[IP_Flow 19-3475] Td error in ::ipgui_Lec_17_design_1_mig_7series_0_0::updateAllModelParams procedure for BD Cell     "min_7perion_0" error delation
	"C:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/Lecture_17/Lecture_17.srcs/sources_1/bd /Lec_17_design_1/ip/Lec_17_design_1_mig_7series_0_0/Lec_17_design_1_mig_7series_0_0\example_design\rtl\traffic_gen\mig_7s eries_v4_0_axi4_wrapper.v": no such file or directory
Bod	<ul> <li>[IP_Flow 19-3475] Tcl error in ::ipgui_Lec_17_design_1_mig_7series_0_0::updateAllModelParams procedure for BD Cell 'mig_7series_0'. error deleting "C:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/Lecture_17/Lecture_17.srcs/sources_1/bd /Lec_17_design_1/ip/Lec_17_design_1_mig_7series_0_0/Lec_17_design_1_mig_7series_0_0\example_design\rtl\traffic_gen\mig_7s eries_v4_0_axi4_wrapper.v": no such file or directory</li> </ul>
	<ul> <li>[IP_Flow 19-3439] Failed to restore IP 'mig_7series_0' customization to its previous valid configuration.</li> <li>[IP_Flow 19-3475] Tcl error in ::ipgui_Lec_17_design_1_mig_7series_0_0::updateAllModelParams procedure for BD Cell 'mig_7series_0'. error deleting         "C:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/Lecture_17/Lecture_17.srcs/sources_1/bd         /Lec_17_design_1/ip/Lec_17_design_1_mig_7series_0_0/Lec_17_design_1_mig_7series_0_0\example_design\rtl\traffic_gen\mig_7s         eries_v4_0_axi4_wrapper.v": no such file or directory</li> </ul>
L	<ul> <li>IP_Flow 19-3439] Failed to restore IP 'mig_7series_0' customization to its previous valid configuration.</li> <li>IBD 41-245] set_property error - Customization errors found on 'mig_7series_0'. Restoring to previous valid configuration. Customization errors found during restoring IP 'mig_7series_0' to previous valid configuration. Failed to restore IP 'mig_7series_0' customization to its previous valid configuration.</li> </ul>
	OK Open Messages View
	Integrity - Service - Excellence



# **Microblaze - Tutorial**

#### Microblaze based hardware (HW) design in Xilinx Vivado



#### UNITED STATES **AIR FORCE** ACADEMY

3

# Microblaze - Xilinx Vivado SDK

- -C/C++ - display helio workt/an/heliowarki.c - Klinx SDE The Edit Source, Martery Harlpolte Search Project Hirry/Tech Rule Window Halls 四十回日出,除大禹大当收群国重四台十段大学大臣十二百十日大禹大东,唐梁十<mark>三</mark>王王的大部大中本大中村村 Guick Arrest OT I TO CALL 10.72 - D is system for a system area Strappid if belipturble II. - Cl. | St Clutters |1 |10 Make Target Prepari Datares 31 · Conversate of a same - bank atting, Des. All eights represent [] a 🗊 skolgti, Uniapper, hui piteform, S 14 - 24 . . . 8.5 E design 1 battol U statute in one-off U. platform.b. " hallowerld, to nimple that application a 10 daplay halo yoodd 41 predictor's - unit 1 C. Brussel \* This application configuras sout useen to band rate more. in mands tot a gli initales " for own cases) is not initialized by this application, nines " holds being sortigares if to lead rate 111100 to Six Debug # 100 MC 1 d heleworks \* | LART TYPE MADE BATE - is plations, confight a LE phillippic 100714-0200 10.000 Cordigorable only in the design ) is plotters.b uantititat 201 Aart 115300, poortigered by hustmarkaal < Hello World Nisoyuu a 188 shiplay helto world loan 1 I RIP Decompositation stimbule optitizity. 1 Ga microblam () stiechole "platfors.A" a Madelle weld print(chas "ctr); A lyden.mu (julas tels) ands\_planture(); print("mile accision"in return R: # 2 11 15 15 Poblem 11 @Teks @ Censels III Preparter #Terrend E E - 0 Target Connections 22 + local (default) Differs) 12:14/19.2092 (Processing common line option Ampro Cr/relation projects/Deput20,Pia-editors/ See Andre Discovered 14(15:00 TBPS ) Laurening 6008 servery multium in Cr(Millin/120/2001-Uni-Serverhimshiroshiroshiroshi **J**esciption Fapourse. Patti **Lepter** Turne 4.000

> Weinder Seattleast 12.7



## Microblaze - Xilinx Vivado SDK

SDK C/C++ - Xilinx SDK - 🗇 🛛 🕹 File Edit Source Refactor Navigate Search Project Xilinx Tools Run Window Help 🔁 🕶 🔚 🕼 🕑 🖉 🔦 🕶 🐘 🐼 🎥 🔯 🖬 🗩 🔪 📸 = 😂 = 🕃 = 🚱 = 🏇 = 🔕 = 🧶 = 🍎 🦧 = 🌙 🗐 🗍 🖢 = 🖓 = 🎲 (ク = ウ = ) 🖻 Quick Access 1 C/C++ Project Explorer 🐰 🕒 🙀 🔻 👻 🗖 📗 system.hdf 🛛 🖍 system.mss 🛛 🔯 Iscript.ld 🔂 helloworld.c 🖄 - -🗄 Outline 🖾 🍥 Make Target - -⊕ \* Copyright (C) 2009 - 2014 Xilinx, Inc. All rights reserved. p 1 design\_1\_wrapper\_hw\_platform\_0 🗏 🛃 💐 🔍 🗮 a 😂 display\_hello\_world stdio h Binaries 🔛 platform.h \* helloworld.c: simple test application Includes + print(char\*) : void 👂 🕞 Debug \* This application configures UART 16550 to baud rate 9600. main() : int \* PS7 UART (Zyng) is not initialized by this application, since 👂 🗁 src \* bootrom/bsp configures it to baud rate 115200 🛛 🏙 display\_hello\_world\_bsp \* | UART TYPE BAUD RATE - 10 uartns550 9600 uartlite Configurable only in HW design -14 ps7\_uart 115200 (configured by bootrom/bsp) \*/ #include <stdio.h> #include "platform.h" void print(char \*str); ⊖ int main() init\_platform(); print("Hello World\n\r"); return 0; 🧟 🚇 🖳 🗋 🔣 Problems 🖗 Tasks 📮 Console 🖄 🗔 Properties 🐙 Terminal 1 🔳 🗰 🎇 📴 🚛 🔂 💭 🛃 🖛 🖓 👛 Target Connections 🖾 SDK Log 🖾 Local [default] <terminated> display\_hello\_world.elf [Xilinx C/C++ application (GDB)] C:\vivado\_projects\Nexys4DDR\_Microblaze\_MIG\Hellow\_World\ 16:19:28 TNEO : Processor reset is completed for microblaze 0 Auto Discovered Hello World 16:20:39 INFO : Processor reset is completed for microblaze\_0 16:21:23 INFO : Processor reset is completed for microblaze 0 16:21:51 INFO Processor reset is completed for microblaze\_0 16:22:25 INFO Processor reset is completed for microblaze 0 16:24:15 INFO : Processor reset is completed for microblaze 0 16:24:26 INFO : Processor reset is completed for microblaze 0 : Processor reset is completed for microblaze 0 16:26:19 INFO 16:26:49 INFO : Processor reset is completed for microblaze 0 16:27:24 INFO Processor reset is completed for microblaze\_0 16:28:03 INFO : FPGA configured successfully with bitstream "C:/vivado\_projects/Nexys4DDR\_Microl 16:28:25 INFO : Processor reset is completed for microblaze\_0



SDK

## Microblaze - Xilinx Vivado SDK

: Processor reset is completed for microblaze 0

16:30:14 INFO

C/C++ - Xilinx SDK





# **Microblaze - Issues with SDK**

- ERROR: Specified device 'Digilent Nexys Video 210276723218B/1-xc7a200t' is not found on the board
  - This essentially means that the .bit file you created was for a different board and the Artix 7 is rejecting it.
  - Solution: Regenerate .bit file in Vivado and re-export to SDK



# Adding LEDS GPIO (WAS part of HW09) SKIP For this

What is HW09?

Integrity - Service - Excellence

26



## Microblaze - Adding LEDs GPIO

Lecture_17 - [C:/Users/Jeffrey.Falkin	burg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/Lecture_17/	/Lecture_17.xpr] - Vivado 2016.4
File Edit Flow Tools Window La	yout View Help	Q v Quick Access
🔁 🗏 🗠 🖓 🗎 🔛 🗡	💊 🕨 🐁 🖓 ∑ 🧐 😬 Default Layout 🛛 👻 💓 🍋	🖹 🖏 write_bitstream Complete
Flow Navigator ? «	Block Design - design_1	? >
🔍 🖀 😂	Board ? _ 🗆 🖄 ×	🚡 Diagram 🗙 🔣 Address Editor 🗙 ? 🗆 🖒 X
IP Catalog	Q Z ⊜ B ⊗ p <sup>+</sup> p <sup>*</sup> → O DDR3 SDRAM	→ A design_1 →
IP Integrator		
👫 Create Block Design	GPIO (0 out of 4 connected)	
😚 Open Block Design 🚽		
🍪 Generate Block Design		
4 Simulation	HOMI () P Connect Board Component	
Simulation Settings	& Sources Auto Connect	
Run Simulation		
	Board Component Properties ? _ C 2 ×	
A RTL Analysis		
🍪 Elaboration Settings	KO 8 LEDs	
Den Elaborated Design	Description: LEDs 7 to 0	
<ul> <li>Synthesis</li> </ul>	General Properties	R R R R R R R R R R R R R R R R R R R
🚳 Synthesis Settings 😑	Td Console	? _ 🗆 L <sup>a</sup> ×
📚 Run Synthesis	Run output will be captured here: C:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/Lecture_17/Lecture_17.runs/impl_1/runme -	
👂 🔂 Open Synthesized Desigr	Alaunch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:08:33 . Memory (MB): peak = 1380.512 ; gain = 47.523	
4 Implementation	<pre>file mkdir C:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/Lecture_17/Lecture_17.sdk file copy -force C:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE_383 Spring_2017/Lecture 17/Lecture 17.runs/impl 1/design 1 wrapper.sysde </pre>	
(%) Implementation Settings		
Run Implementation	<pre>liaunch_sdk -workspace C:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/Lecture_17/Lecture_17.sdk -hwspec C:/Users/Jeffrey. INFO: UVivado 12-3931 Launching SDK</pre>	
👂 🔂 Open Implemented Desig	INFO. [Vivado 12-353] Launching SDK INFO. [Vivado 12-417] Running xsdk -workspace C:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/Lecture_17/Lecture_17.sdk -	
	INFO: [Vivado 12-3157] SDK launch initiated. Ple	ase check console for any further messages.
Program and Debug		
Bitstream Settings	Time a Tol command have	
Generate Bitstream		
Open Hardware Managel -		J
Connect Board Component		
	🍯 🔎 🚾 🥐 🥙 🗰 🛞	11:00 PM



## Microblaze - Adding LEDs GPIO

Inc. Eart How Tools Innow Expert         Image: State of the stat	Image: Second	Image: Second component '8 LEDs'.	
Flow Navigator ? Flow Navigato	Design - design_1  P = D 2 ×  DDR3 SDRAM  O DDR3 SDRAM  O Onboard Micro SD Slot  O SPush Buttons  O SPush Buttons  Select an IP block interface for cor  O Onboard OLED HDMI (0 out of 4 connected)	Rem Diagram X M Address Editor X     ?     2       M design_1 >     ?     2       M design_1 >	
Create Block Design Create Bl	? _ □ L <sup>2</sup> × C DR3 SDRAM +○ DDR3 SDRAM +○ Onboard Micro SD Slot +○ QSPI Flash GPIO (0 out of 4 connected) +○ S Push Buttons +○ 8 Switches +○ Onboard OLED HDMI (0 out of 4 connected)	Image: Diagram X   M design_1 >     Image: Diagram     Image: Diagra	
IP Catalog  IP Integrator  Create Block Design  Create Block Design  Copen Block Design  Copen Block Design  Simulation  Simulation  Copen Simulation  Cope	Connect Board Component     Select an IP block interface for cor     Onboard OLED     HDMI (0 out of 4 connected)	A design_1 >	
<ul> <li>✓ IP Integrator</li> <li>☆ Create Block Design</li> <li>☆ Open Block Design</li> <li>☆ Generate Block Design</li> <li>✓ Simulation</li> <li>☆ Simulation Settings     </li> </ul>	Onboard Micro SD Slot     Opport Flash GPIO (0 out of 4 connected)     Op SPL Flash     Solutions     Solutions     Solutions     Solutions     Onboard OLED HDMI (0 out of 4 connected)	nnecting board component '8 LEDs'.	
Simulation		nnecting board component '8 LEDs'.	
Simulation     Simulation Settings	HDMI (0 out of 4 connected)		
Simulation Settings	Name V		
Run Simulation Board	Sources B Design I Signal Component Properties Com	linx.com:ip:axi_gpio:2.0	
🔺 RTL Analysis		nipu, audioran	
6 Elaboration Settings	EDs	ilinx.com:ip:iomodule:3.0	
Open Elaborated Design     Desc	ription: LEDs 7 to 0		
Synthesis			
Synthesis Settings E Td Cor	nsole	linx.com:ip:microblaze_mcs:3.0	
Kun Synthesis     Open Synthesized Desigr	Run output will be ca GPIOI launch_runs: Time (s) GPIO2 file mkdir C:/Users/J	= 47.523 = 17/Lecture_17.sdk	
▲ Implementation	file copy -force C:/U	Lecture_17/Lecture_17.runs/impl_1/design_1_wrapper.sysde	
🚳 Implementation Settings 🏼 🏾 🧖	Dlaunch adk -workspace C:/Users/Jeffrey.Falkinbu	urg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/Lecture_17/Lecture_17.sdk -bwapec_C:/Users/Jeffrey.	
Run Implementation	INFO: [Vivado 12-393] Launching SDK		
Open Implemented Desig	INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/Lecture_17/Lecture_17.sdk - INFO: [Vivado 12-3157] SDK launch initiated, Please check console for any further messages.		
Program and Debug			
🔞 Bitstream Settings			
Cenerate Bitstream	Type a Tcl command here		
🕨 📑 Open Hardware Manager 🚽 🗌	🕽 Tcl Console 🗋 Messages 🛛 🖏 Log 🗋 Reports 🖉 Design Run	15	
Connect Board Component			



# Microblaze - Adding LEDs GPIO

Run Connection Automation