### ECE 383 - Embedded **Computer Systems II** Lecture 18 - Soft Core (MicroBlaze) + Custom IP UNITED STATES **AIR FORCE** ACADEMY

## Similarity of Lab2 FSM with HW8b?

•

•

1. while(1) { 2. while(REQ == 0); 3. KEY = data; 4. ACK = 1: 5. while (REQ = 1); 6. ACK = 0; 7. match = 08. for(i=0; <1024; i++) { MBR = RAM[i];9. if (MBR == KEY) { 10. 11. match=match+1; 12. } // end if } // end for 13. 14. } // end while



### **Lesson Outline**

# Time Logs! MicroBlaze + Custom IP



Write Cycle? Read Cycle?

Integrity - Service - Excellence



3 March 2021

Lecture:	18
Homework	HW #10
Status ·	Complete
Handout	hand18.docx
Code lecl8code.zip	lec18.vhdl lec18.xdc my_counter_ip_v1_0_S00_AXI.vhd (User Logic/AXI Interface) my_counter_ip_v1_0.vhd (Counter Top Level Interface) lec18.c
Lesson Slides and Tutorial	ECE_383_Lec18.pptx ECE_383_Lec18_2018.pptx Lec18_Install_short_version.pdf



### MicroBlaze + Custom IP



### MicroBlaze + Custom IP what you are building today

(1<sup>st</sup> without the "roll"; then add "roll" in HW#10)



What does this have to do with Lab3???





3 March 2021



### MicroBlaze + Custom IP – Workflow

The work flow has three main steps.

- Define a new hardware design (MicroBlaze + axi\_uartlite) in Vivado IP Integrator ← HW#9!
- Create and package new custom IP (your custom hardware, which is a my\_counter) and import it into your Vivado design
- 3. Program the resulting hardware in the SDK environment.
- We will assume you did the last part of HW#9, and called the project Lecture\_18 (at least to step #11, validate design)

```
Follow next 70 screen shot slides? or
```

Follow 5 page Lec18\_Install\_short\_version.pdf instead?

<b>1. Op</b> Go	Packag en your Le to Tools ->•	Xilinx Vivado – Create <b>Je Custom IP (my_cou</b> ecture_18 Vivado project Create and package IP	and nter)
Lecture_18 - [C:/Users/Jeffrey.Falki File Edit Flow Tools Window L Report Flow Navigator Create and Pa Create Interfa	VIVADO. inburg/Documents/Courses/EC .ayout <u>View Help</u> ackage New IP acc Definition	Create and Package New IP     Create and Package IP     This wizard can be used to accomplish two tasks:     Package a new IP for the Vivado IP Catalog     This wizard will guide you through the process of creating a new Vivado IP using source files and     information from your corrent project, block design or specified directory.     Create a new AXI4 Peripheral     This wizard will guide you through the process of creating a new AXI4 peripheral which includes     HD, oriver, software test application, IP Integrator BFM simulation and debug demonstration     design.     This design of the second s	
Project Mana	Reconfiguration	Click Next to continue          < Back	10



### 2. Create your custom IP project

2.1) Select Create a new AXI4 peripheral and click Next

	Create and Package New IP
reate Peripheral, Package Please select one of the follow	IP or Package a Block Design
Packaging Options	
Package your current Use the project as the Note: All sources to b	project source for creating a new IP Pefinition. packaged must be ocated at or below the specified directory.
Package a block desig Choose a block design	n from the current project as the source for creating a new IP Definition.
<ul> <li>Package a specified di Choose a directory as</li> </ul>	ectory the source for creating a new IP Definition.
Freate AXI4 Peripheral	
<ul> <li>Create a new AXI4 pe Create an AXI4 IP, de design.</li> </ul>	pheral ver, software test application, IP Integrator AXI4 BFM simulation and debug demonstration
	c Back Next > Einich Cancel



2.2) Input "My\_Counter\_IP" in the name field and click Next

🙏 Create and I	Package New IP
Peripheral D	etails
Specify nam	ne, version and description for the new peripheral
Name:	my_counter_ip 🛛 😵
Version:	1.0
Display name:	my_counter_jp_v1.0
Description:	My new Lec 18 Counter AXI IP
IP location:	C:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/Lecture_18//ip_repo
Overwrite	existing
?	< <u>B</u> ack <u>N</u> ext > Einish Cancel



2.3) Change the number of Registers to 32 on the AXI interface and click Next

Create and Package New IP	/	X
Add Interfaces		
Add AXI4 interfaces supported by your peripheral		
Epoble Jaterry at Support		
	Name	S00_AXI 🛛
	Interface Type	Lite 👻
	Interface Mode	Slave 🔻
	Data Width (Bits)	32 👻
	Memory Size (Bytes)	64 🔻
	Number of Registers	32 [4512]
SO0_AXI		
my coupter in v1.0		
		×
	I	
?	< <u>B</u> ack	Next > Einish Cancel



#### 2.4) Select Edit IP and click Finish

A	Create and Package New IP
VIVADO.	Create Peripheral Peripheral Generation Summary 1. IP (Natinst.com:user:My_PWM_Core.1.0) with <u>1 interface(s)</u> 2. Driver(11_00_a) and testapp <u>more info</u> 3. AXI4 BFM Simulation demonstration design <u>more info</u> 4. AXI4 Debug Nardware Simulation demonstration design <u>more info</u> Peripheral created will be available in the catalog :
	C:/workspace/futorials/ip_repo  Next Steps:  Add IP to the repository  Edit IP  Verify peripheral IP using AXI4 BFM Simulation interface Verify peripheral IP using JTAG interface
E XILINX	Click Finish to continue
	< Back Next > Finish Cancel



### 3. Designing the IP core

3.1) A new instance of Vivado will open up for the new IP core. Expand the top level file My\_Counter\_IP\_v1\_0. Then double-click on My\_Counter\_IP\_v1\_0\_S00\_AXI to open it in the editor.

Project Manager - my_counter_ip_v1_0_v1_0_project		
Sources	? _ 🗆 🖻 ×	
🔍 🛣 😂 📂 🔂 🔛		
🖃 🗁 Design Sources (2)		
my_counter_ip_v1_0 - arch_imp (my_counter_ip_v1_0.		
	_AXI_inst - my_counter_ip_v1_0_5 🗐	
🧼 💮 counter - lec 10 - beha	vior (led 18. vhdl)	
En Constraints	<b>\</b>	
<	•	
Hierarchy Libraries Compile Order		



### 4. Add the Lec 10 Counter to the My\_Counter\_IP\_v1\_0

- by "Add Sources" → lec18.vhd file
- Your counter will not yet be connected to the top level design





- 4. The lec18.vhd file does not need to be modified
- 5. The My\_Counter\_IP\_v1\_0\_\$00\_AXI.vhd file needs to be modified with the changes seen in the Ninja version to support your counter (line numbers from Ninja version)

Lines 20, 112-122, 671, 759-766

- 6. The My\_Counter\_IP\_v1\_0.vhd file needs to be modified with the changes seen in the version on Ninja
  - Lines 19, 59, 93
- The following slides, diagrams, and worksheet are intended to teach you what these modifications mean...
- Installation resumes on slide titled "Packaging the IP core"



### Part 1a: Hardware Questions/ Notes related to handout

Note: the truth table for the counter is in the comments.



### MicroBlaze + Custom IP





### Lec18.vhdl – Lec 10 Counter

```
1
 2
    -- File: lec18.vhdl
 3
    -- Ctrl:
                00=Hold
                             01=Increment
                                             10=Load 11=reset
 4
 5
    entity lec10 is
 6
          generic(N : integer := 4);
 7
          port( clk : in STD LOGIC;
 8
                reset_n : in STD_LOGIC;
ctrl : in std_logic_vector(1 downto 0);
9
10
                          : in unsigned (N-1 downto 0);
                D
11
                          : out unsigned (N-1 downto 0));
                 0
12
   end lec10;
13
    architecture behavior of lec10 is
14
           signal processQ:
15
    begin
16
          process (clk)
17
          begin
18
                 if (rising edge(clk)) then
19
                       if (reset n = '0') then
20
                             processQ <=
21
                       elsif (ctrl = "01") then
22
                             processQ <=
23
                       elsif (ctrl = "10") then
24
                             processQ <=
25
                       elsif (crtl = "11") then
26
                             processQ <= ;
27
                       end if:
28
                end if;
29
         end process;
30
          Q \leq processQ;
31
    end behavior;
```



## Part 1b: Hardware Questions/ Notes related to handout

- Q: In my\_counter\_ip\_v1\_0\_S00\_AXI.vhd, what do the generics .AXI\_DATA\_WIDTH, ..AXI\_ADDR\_WIDTH do?
- Q: In my\_counter\_ip\_v1\_0\_S00\_AXI.vhd, what two roles is slv\_reg0 serving?
- Q: In my\_counter\_ip\_v1\_0\_S00\_AXI.vhd, what roles does slv\_reg1 serve?
- Q: In my\_counter\_ip\_v1\_0\_S00\_AXI.vhd, slv\_reg0 is on the left and right-hand side of an assignment. Identify the two lines where this happens.
- Q: In my\_counter\_ip\_v1\_0\_S00\_AXI.vhd, on line 62, what is the role does X"000000" serve?



### MicroBlaze + Custom IP



```
my_counter_ip_v1_0_S00_AXI
                                               .vhd – User Logic
UNITED STATES
AIR FORCE
ACAE 32
  33
           -- File: my counter ip v1 0 S00 AXI.vhd
      34
      35
           use ieee.numeric std.all;
      36
      37
           entity my counter ip v1 0 S00 AXI is
      38
              generic (
      39
                   -- Width of S AXI data bus
      40
                   C S AXI DATA WIDTH
                                                     := 32;
                                          : integer
      41
                   -- Width of S AXI address bus
      42
                   C S AXI ADDR WIDTH : integer := 7
      43
              );
      44
              port (
      45
                   -- Users to add ports here
      46
                           : out std logic vector(7 downto 0);
                   LED
      47
                   -- User ports ends
      48
                   -- Do not modify the ports beyond this line
      49
                   -- Global Clock Signal
      50
                   S AXI ACLK : in std logic;
      51
                   -- Global Reset Signal. This Signal is Active LOW
      52
                   S AXI ARESETN : in std logic;
      53
                   ... lots of other stuff ...);
      54
           architecture arch imp of my counter ip v1 0 S00 AXI is
      55
      56
                   ---- Signals for user logic register space example
      57
      58
                   component lec10 is
      59
                   generic (N: integer := 4);
      60
                   Port( clk: in STD LOGIC;
      61
                          reset n : in STD LOGIC;
      62
                          ctrl: in std logic vector(1 downto 0);
      63
                          D: in unsigned (N-1 downto 0);
      64
                          Q: out unsigned (N-1 downto 0));
      65
                   end component;
      66
      67
                          : unsigned (7 downto 0);
                   signal
```

# AFmy\_counter\_ip\_v1\_0\_S00\_AXIUNITED STATES.vhd – User Logic

```
68
     begin
69
              -- Address decoding for reading registers
70
              loc addr := axi araddr(ADDR LSB + OPT MEM ADDR BITS downto ADDR LSB);
71
              case loc addr is
72
                        when b"00000" =>
73
                                 reg data out <= X"000000" & std logic vector(Q);</pre>
74
                        when b"00001" =>
75
                                 reg data_out <= slv_reg1;</pre>
76
                        when b"00010" =>
77
                                 reg data out <= slv reg2;
78
                        . lots more stuff here
79
              end case;
80
              -- Add user logic here
81
              counter:
82
                        generic map
83
                                          clk =>
                        port map(
84
                                          reset n =>
85
                                                            slv reg1(1 downto 0),
                                          ctrl =>
86
                                                            unsigned(slv reg0(7 downto 0)),
                                          D =>
87
                                          0 =>
88
              LED <= std logic vector(Q);
89
              -- User logic ends
```



## 5. Modifying My\_Counter\_IP\_v1\_0\_S00\_AXI axi bus interface file

```
32
33
     -- File: my counter ip v1 0 S00 AXI.vhd
34
35
     use ieee.numeric std.all;
36
37
     entity my counter ip v1 0 S00 AXI is
38
        generic (
39
             -- Width of S AXI data bus
40
             C S AXI DATA WIDTH : integer := 32;
             -- Width of S AXI address bus
41
42
             C S AXI ADDR WIDTH : integer
                                                 := 7
43
        );
44
        port
45
             -- Users to add ports here
46
                      : out std logic vector(7 downto 0);
             LED
47
             -- User ports ends
48
             -- Do not modify the ports beyond this line
49
             -- Global Clock Signal
50
             S AXI ACLK
                          : in std logic;
51
             -- Global Reset Signal. This Signal is Active LOW
52
             S AXI ARESETN : in std logic;
53
             ... lots of other stuff ...);
```



- 5. Modifying My\_Counter\_IP\_v1\_0\_S00\_AXI axi bus interface file
  - Add the counter declaration and a signal for Q before begin in the my\_counter\_ip\_v1\_0\_S00\_AXI architecture:

```
54 architecture arch_imp of my_counter_ip_v1_0_S00_AXI is
```

```
55
56
              ---- Signals for user logic register space example
57
58
              component lec10 is
59
             generic (N: integer := 4);
60
             Port( clk: in STD LOGIC;
61
                      reset n : in STD LOGIC;
62
                      ctrl: in std logic vector(1 downto 0);
63
                      D: in unsigned (N-1 downto 0);
64
                      Q: out unsigned (N-1 downto 0));
65
             end component;
66
67
             signal
                          : unsigned (7 downto 0);
```



- 5. Modifying My\_Counter\_IP\_v1\_0\_S00\_AXI axi bus interface file
  - Add the counter implementation and connect the wires within the my\_counter\_ip\_v1\_0\_S00\_AXI architecture:





- 5. Modifying My\_Counter\_IP\_v1\_0\_S00\_AXI axi bus interface file
  - Connect the counter implementation Q output signal to slave register 0 (slv\_reg0) in the my\_counter\_ip\_v1\_0\_S00\_AXI architecture:

```
68
     begin
69
              -- Address decoding for reading registers
70
              loc addr := axi araddr(ADDR LSB + OPT MEM ADDR BITS downto ADDR LSB);
71
              case loc addr is
72
                        when b"00000" =>
73
                                 req data out <= X"000000" & std logic vector(Q);
                       when b'' 00001'' =>
74
75
                                 reg data out <= slv reg1;</pre>
                       when b"00010" =>
76
77
                                 reg data out <= slv reg2;
78
                        ... lots more stuff here
```



### Part 1c: Hardware Questions/ Notes related to handout

- Q: If you want a signal to go outside the Artix 7 chip...
  - What files must it appear on the entity description?
  - What other files must contain information about the signal?
- Q: If you want a signal to go to the MicroBlaze...
  - What files must it appear on the entity description?
  - In order for the MicroBlaze to read the signal, what must you do?
  - In order for the MicroBlaze to write to the signal, what must you do?



### MicroBlaze + Custom IP



## My\_Counter\_IP\_v1\_0.vhd – Top Level

90 91 -- my counter ip v1 0.vhd 92 93 use ieee.numeric std.all; 94 entity my counter ip v1 0 is 95 generic ( 96 C S00 AXI DATA WIDTH : integer := 32; 97 : integer C SOO AXI ADDR WIDTH := 7 98 ) इ 99 port ( 100 -- Users to add ports here 101 LED : out std logic vector(7 downto 0); 102 -- User ports ends 103 -- Do not modify the ports beyond this line 104 -- Ports of Axi Slave Bus Interface S00 AXI 105 s00 axi aclk : in std logic; 106 s00 axi aresetn : in std logic; 107 ... lots of other stuff ...): 108 109 architecture arch imp of my counter ip v1 0 is 110 -- component declaration 111 component my counter ip v1 0 S00 AXI is 112 generic ( 113 C S AXI DATA WIDTH : integer := 32; 114 C S AXI ADDR WIDTH : integer := 7 115 ); 116 port ( 117 : out std logic vector(7 downto 0); LED 118 S AXI ACLK : in std logic; -- Instantiation of Axi Bus Interface S00 AXI 119 ... lots of other stuff ...):

UNITED STATES

AIR FORCE ACADEMY



## My\_Counter\_IP\_v1\_0.vhd – Top Level

```
109
       architecture arch imp of my counter ip v1 0 is
110
             -- component declaration
111
      component my counter ip v1 0 S00 AXI is
112
      generic (
113
             C S AXI DATA WIDTH : integer := 32;
             C S AXI ADDR WIDTH : integer := 7
114
115
             );
116
      port (
117
                             : out std logic vector(7 downto 0);
             LED.
118
             S AXI ACLK : in std logic; -- Instantiation of Axi Bus Interface S00 AXI
119
             ... lots of other stuff ... ):
120
121
      my counter ip v1 0 S00 AXI inst : my counter ip v1 0 S00 AXI
122
          port map (S AXI ACLK => S AXI ACLK,
                    S AXI ARESETN => S AXI ARESETN,
123
124
                    S AXI WDATA => S AXI WDATA,
125
                        ... lots of other stuff ...); my counter ip v1 0 S00 AXI inst :
126
      my counter ip v1 0 S00 AXI
127
             generic map (
128
                    C S AXI DATA WIDTH => C SOO AXI DATA WIDTH,
                    C S AXI ADDR WIDTH => C SOO AXI ADDR WIDTH )
129
130
             port map (
131
                    LED \Rightarrow LED,
132
                                 => s00 axi aclk,
                    S AXI ACLK
                    S AXI ARESETN=> s00 axi aresetn,
133
134
                     ... lots of other stuff ...);
```



### 6. Modifying My\_Counter\_IP\_v1\_0 top level file

Add a port for the LEDs in the my\_counter\_ip\_v1\_0 entity between the comments to expose it to externally:

port (

```
32
33
     -- my counter ip v1 0.vhd
34
35
     use ieee.numeric std.all;
36
     entity my counter ip v1 0 is
37
     generic
38
              C_SOO_AXI_DATA_WIDTH : integer
                                                        := 32;
39
             C SOO AXI ADDR WIDTH : integer
                                                         := 7
40
              );
41
     port (
42
             -- Users to add ports here
43
             LED : out std logic vector (7 downto 0);
44
             -- User ports ends
45
             -- Do not modify the ports beyond this line
46
             -- Ports of Axi Slave Bus Interface S00 AXI
47
             s00 axi aclk : in std logic;
48
              s00 axi aresetn : in std logic;
49
             ... lots of other stuff ...);
50
```



### 6. Modifying My\_Counter\_IP\_v1\_0 top level file

Add a port for the LEDs in the my\_counter\_ip\_v1\_0\_S00\_AXI component declaration: port (

### LED : out std\_logic\_vector(7 downto 0); S\_AXI\_ACLK : in std\_logic;

```
51
     architecture arch imp of my counter ip v1 0 is
52
            -- component declaration
53
     component my counter ip v1 0 S00 AXI is
54
     generic
55
            C S AXI DATA WIDTH : integer
                                             := 32;
56
                                             := 7
            C S AXI ADDR WIDTH : integer
57
             1:
58
     port (
59
                            : out std logic vector(7 downto 0);
            LED
60
            S AXI ACLK
                          : in std logic; -- Instantiation of Axi Bus Interface S00 AXI
61
            ... lots of other stuff ...);
62
```



### 6. Modifying My\_Counter\_IP\_v1\_0 top level file

 Add a port map for the LEDs in the my\_counter\_ip\_v1\_0\_S00\_AXI component instantiation: port map (

### LED => LED,

```
S_AXI_ACLK => s00_axi_aclk,
```

```
63
     my counter ip v1 0 S00 AXI inst : my counter ip v1 0 S00 AXI
64
          port map (S AXI ACLK => S AXI ACLK,
                   S AXI ARESETN => S AXI ARESETN,
65
66
                   S AXI WDATA => S AXI WDATA,
                       ... lots of other stuff ...);
67
68
     my counter ip v1 0 S00 AXI inst : my counter ip v1 0 S00 AXI
69
            generic map (
70
                   C S AXI DATA WIDTH => C SOO AXI DATA WIDTH,
71
                   C S AXI ADDR WIDTH => C SOO AXI ADDR WIDTH )
72
            port map (
73
                   LED => LED,
74
                   S AXI ACLK => s00 axi aclk,
                   S AXI ARESETN=> s00 axi aresetn.
75
76
                   ... lots of other stuff ...);
```



## Packaging the IP core

### **7.** Packaging the IP core

- Now that we have written the core, it is time to package up the HDL to create a complete IP package.
- 7.1) Now click on Package IP in the Flow Navigator and you should see the Package IP tab.
- Select Compatibility (under Packaging Steps) and make sure "Artix7" are present. If those are not there, you can add them by clicking the plus button. The Life Cycle does not matter at this point.


#### **7**. Packaging the IP core



Integrity - Service - Excellence



 7.2) Select Customization Parameters and select the line for Merge Changes from Customization
 Parameters Wizard. This will have the My\_Counter\_IP parameters from the top file.





### 7.3) Select Customization GUI. This is were we get to change our graphical interface. No changes at this time.

Packaging Steps	?
✓ Identification           Layout         Preview	
<ul> <li>✓ Identification</li> <li>✓ Compatibility</li> <li>✓ File Groups</li> <li>✓ Customization Parameters</li> <li>④ Ports and Interfaces</li> <li>✓ Addressing and Memory</li> <li>✓ Customization GUI</li> <li>Review and Package</li> </ul>	



7.3) Select File Groups. and select the line for Merge Changes...



7.4) Now the core should be complete so select Review and Package and click the Re-package IP button.

\Sigma Project Summary 🗙 🔛 Package	IP - my_counter_ip_X	ក្ ភ្ម
Packaging Steps «	Review and Package	?
✓ Identification	<u>1 warning 2 info messages</u>	
✓ Compatibility	Summary	
✔ File Groups	Display name: my_counter_ip_v1.0	
<ul> <li>Customization Parameters</li> </ul>	Root directory: c:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/ip_repo/my_counter_ip_1.0	
() Ports and Interfaces		
<ul> <li>Addressing and Memory</li> </ul>		
<ul> <li>Customization GUI</li> </ul>		
Review and Package		
	After Packaging         • An archive will not be generated. Use the settings link below to change your preference         • Project will be removed after completion         edit packaging settings	



 7.5) A popup will ask if you want to close the project, Select Yes.

🔥 Close	e Project
?	Finished packaging 'my_counter_ip_v1.0' successfully.
	383_Spring_2017/ip_repo/my_counter_ip_1.0
	Do you want to close the project?
	Yes No



- 8. Add Custom IP to your design
  - 8.1) In the project manager page of the original window, click **Open Block Design**. This adds a block design to the project.
  - 8.2) Use the Add IP I button to add your my\_counter

Search: Q- my_counter	🙁 (1 match)	
ju≓ my_counter_ip_v1.0		my_counter_ip_0 S00_AXI s00_axi_aclk LED[7:0] s00_axi_aresetn my_counter_ip_v1.0 (Pre-Production)
ENTER to select, ESC to cancel, Ctrl+Q	for IP details	ervice - Excellence



- 8. Add Custom IP to your design
  - 8.3) Right click on your my\_counter output pin LEDs and select Make External and then run Connection Automation







- 8. Add Custom IP to your design
  - 8.5) Your custom IP should now be connected. Now you need to add a constraints file to add the LED net to the pins on the Artix 7 chip by adding the following lines to the Lec18.xdc file.

#### Add sources $\rightarrow$ add or create constraints

#### ## LEDs

set\_property -dict { PACKAGE\_PIN T14 IOSTANDARD LVCMOS25 } [get\_ports { LED[0] }]; #IO\_L15P\_T2\_DQS\_13 Sch=led[0] set\_property -dict { PACKAGE\_PIN T15 IOSTANDARD LVCMOS25 } [get\_ports { LED[1] }]; #IO\_L15N\_T2\_DQS\_13 Sch=led[1] set\_property -dict { PACKAGE\_PIN T16 IOSTANDARD LVCMOS25 } [get\_ports { LED[2] }]; #IO\_L17P\_T2\_13 Sch=led[2] set\_property -dict { PACKAGE\_PIN U16 IOSTANDARD LVCMOS25 } [get\_ports { LED[3] }]; #IO\_L17N\_T2\_13 Sch=led[3] set\_property -dict { PACKAGE\_PIN V15 IOSTANDARD LVCMOS25 } [get\_ports { LED[4] }]; #IO\_L14N\_T2\_SRCC\_13 Sch=led[4] set\_property -dict { PACKAGE\_PIN W16 IOSTANDARD LVCMOS25 } [get\_ports { LED[5] }]; #IO\_L16N\_T2\_13 Sch=led[5] set\_property -dict { PACKAGE\_PIN W15 IOSTANDARD LVCMOS25 } [get\_ports { LED[6] }]; #IO\_L16N\_T2\_13 Sch=led[6] set\_property -dict { PACKAGE\_PIN W15 IOSTANDARD LVCMOS25 } [get\_ports { LED[6] }]; #IO\_L16P\_T2\_13 Sch=led[6] set\_property -dict { PACKAGE\_PIN Y13 IOSTANDARD LVCMOS25 } [get\_ports { LED[7] }]; #IO\_L5P\_T0\_13 Sch=led[7]



### MicroBlaze + Custom IP





# **Updating Custom IP**

- For initial class demo: skip to slide titled "validate design."
- For Homework#10, when you need to add the "roll" to your custom hardware, follow the next few slide on "updating Custom IP"



# **Updating Custom IP**

click on My\_Counter block, right-click, and click Edit in IP Packager if you want to modify! (like adding "roll")

🔓 Diagram 🗙	R Address Editor ×	? 🗆 I	2 ×
🗧 🎄 design	Edit in IP Packager		
Q+	Change a project pame and legation for edition		
Q_	Choose a project name and location for editing.		Ξ
R.	Project name: my_counter_ip_v1_0_project		
Ψ.	Project location: I/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/Lecture_18/Lecture_18.tmp 💿 📖		
4	Edit IP project will be created at: C://Lecture_18.tmp/my_counter_ip_v1_0_project		
۹			
<b>X</b>	OK Cahcel		
- <b>-</b>	Add IP Ctri+1		
	ID Decumentation		
	Edit in IP Packager	? _ 🗆	2 ×
xbar	Orientation		
v10	IP Settings		
v10	$\mathbf{V}_{\mathbf{V}}$ Validate Design		



Now that you updated the core you need to reselect Review and Package and click the Re-package

∑ Project Summary × 🔽 Package	IP - my_counter_ip X	×
Packaging Steps 🛛 🔍	Review and Package	?
<ul> <li>Identification</li> </ul>	<u>1 warning 2 info messages</u>	
✓ Compatibility	Summary	_
✓ File Groups	Display name: my_counter_ip_v1.0	
<ul> <li>Customization Parameters</li> </ul>	Root directory: c:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE_383_Spring_2017/ip_repo/my_counter_ip_1.0	
() Ports and Interfaces		
<ul> <li>Addressing and Memory</li> </ul>		
<ul> <li>Customization GUI</li> </ul>		
Review and Package		
	After Packaging         • An archive will not be generated. Use the settings link below to change your preference         • Project will be removed after completion         edit packaging settings	



# **Updating Custom IP**

- click Show IP Status (on yellow bar in block design)
- Select my\_counter block
- Click Upgrade Selected (box at bottom of screen)
- Ok, and Generate

Block Design - design_1									?
IP Catalog is out-of-date. Ref	fresh IP Catalog								
Design	? _ 🗆 🖻 ×	🔓 Diagran	n 🗙 🔣 Address Editor	×					? 🗆 🖻 ×
< 🔀 🖪 📴		🗧 🎄 desig	jn_1 ▶						
microblaze_0_axi_periph     microblaze_0_local_memory     microblaze_0_local_memory     mig_roseries_0 (Memory Inte     mig_roseries_0 (Memory Inte     mig_roseries_0 (Memory Inte     mig_rounter_ip_0 (my_courter_ip_0) (my_	<pre>/  ncat:2.1) erface Generator (MIG 7 Series):4.0) nter_jp_v1.0:1.0)   Signals Signals ? _ □ レ ×</pre>	<b>∀ ∀ ≥</b>		. 국 s00 my_&un	my_counter_ soo_Axi )_axi_aclk )_axi_aresetn ter_ip_v1.0 (P	ip_0 LED[7:	0]		
IP Status - ip_status						?	- 0 & ×		
Source File V Control design 1 (1) V Control design	IP Status	Recommendation Upgrade IP	Change Log IP Name my_counter_jp_v1.0	Current Version 1.0 (Rev. 1)	Recommended Version 1.0 (Rev. 1)	License	Current Part xc7a200tsbg4(		Þ
Upgrade Selected		III					•		50



3 March 2021



- You should verify the addressing for all your design components before continuing.
- Verify that the base addresses are the same addresses used in the template C-code.
- Should be no changes at this time.





# Validate and Export Design

- 1. First click **validate** design\_1 (click the check mark)
- 2. Regenerate the design\_1 HDL wrapper.
  - Right click design\_1  $\rightarrow$  "create VHDL wrapper"  $\rightarrow$  OK
- 3. Finally you need to generate the Generate Design bitstream
- 4. Take a coffee break while it builds

### One MIG error is okay (more is not okay)

- apply\_bd\_automation -rule xilinx.com:bd\_rule:mig\_7series -config {Board\_Interface "ddr3\_sdram" } [get\_bd\_cells mig\_7series\_0]
  - [BD 41-1273] Error running apply\_rule TCL procedure: can't read "board\_if": no such variable ::xilinx.com\_bd\_rule\_mig\_7series::apply\_rule Line 48

Integrity - Service - Excellence



## **Export Design**

### ■ Exporting Hardware Design to SDK...be sure to include the bitstream... (File → Export Hardware)







	Courses     Courses	X Droject Summary X	
pject Manager			
pject Manager  Project Settings  Add Sources  Canguage Templates	Design Sources (2)     Design 1 wrapper (design 1 wrapper.v) (1)		
<ul> <li>Project Settings</li> <li>Add Sources</li> <li>Language Templates</li> </ul>	design States (a)     wrapper (design 1 wrapper.v) (1)	and Synthesis implementation	\$
JF IP Catalog ntegrator Create Block Design	B: Configuration Files (1)     Configuration Files (1)     Constants     Simulation Sources (1)	Status:     ✓ Complete       Messages:     0.125 winnas       Pert:     x:ChalDiteg324-1       Strategy:     Woodo Swithess Defaults       Strategy:     Woodo Swithess Defaults       Strategy:     Woodo Swithess Defaults	
🚰 Open Block Design		DRC Violations   Timing - Post-Implementation	\$
Book Design			
ulation ෯ Simulation Settings () Run Simulation Analysis		Summary: @ 0 errors Worst Negative Slack (WHS): 1.129 ns @ 0 oftical warnings Total Negative Slack (THS): 0 ns (0) 0 advisories Number of Failing Explosions: 0 Total Number of Endpoints: 27928 Implemented Timing Report	
Open Elaborated Design		Setup Hold Pulse Width	
thesis	Hierarchy IP Sources Libraries Comple Order	Post-Synthesis Post-Implementation	
🚳 Synthesis Settings	6 Sources V Templates	Utilization - Post-Implementation	
Run Synthesis	Properties _ C 2 >		
Den Synthesized Design	+ + 🔀 🤇	Resource I Evented location Projects - Utilization % Total On-Chip Power: 0.982 W	
lementation		FF § Explored bollowing and construction in figure 20, 5 C (12,0,14)	
6 Implementation Settings		Memory LUT 5.34 Effective 63A: 4.6 °C/W	
Run Implementation		1/0 23.81 Power supplied to off-chip devices: 0.633 W	
📸 Open Implemented Design		BUFG e OK Cancel 18.75 Confidence level: Low	
and Dalars		MMCM 3.3.33 Pli 16.67	
ੴ Bitstream Settings ⅔ Generate Bitstream ਡੇਊ Open Hardware Manager			
		Graph Table	
		Post-Synthesis Post-Implementation Summary On-Orip	



# - C ×

Launch SDK

#### 54



## **New SDK Project**

File - New - Application Project	New Project				
Give it a name $\rightarrow$ Next	Application Project Create a managed make application project.				
	Project name:       Lecture_18_counter         ✓       Use default location         Location:       C:\Users\Jeffrey.Falkinburg\Documents\Courses\ECE38         Choose file system:       default ▼         Target Hardware       Hardware Platform				
	Processor microblaze_0 Target Software OS Platform standalone				
	Board Support Package  Create New Lecture_18_counter_b				
Integrity - Service - E:					



### **New SDK Project**

New Project						
Templates Create one of the available templates to generate a fully-functioning application project.						
Available Templates:						
Image: Section of the section of t						



### **New C Source File**

🐵 C/C++ - Lectu						
<u>File Edit Sour</u>		New	÷.	2	Project	
i 📬 🗉 🖪 🛱		Go Into		<b>P</b>	File	
Project Explo		Open in New Window			File from Template	t
	D	Сору	Ctrl+C	C	Folder	
⊿ 😂 Lecture_1	Ē	Paste	Ctrl+V	C	Class	F
⊳ 👘 Inclu	×	Delete	Delete	ĥ	Header File	
b > src		Source	÷.	Ĉ	Source File	
i BSP 0		Move		62	Source Folder	
b 🔁 micro		Rename	F2	<b>C</b>	C Project	Ig
libge	2	Import		C‡	C++ Project	n
🚡 Make	4	Export		C)	Other Ctrl-	+N
_ 📊 syste		Build Project				



### **New C Source File**

ſ	😡 New Source	File	
	Source File Create a new s	source file.	C
	Source fol <u>d</u> er:	Lecture_18_counter	<u>B</u> rowse
	Source fil <u>e</u> :	main.c	
	<u>T</u> emplate:	Default C source template 🔹	Configure
	?	<u><u> </u></u>	Cancel





```
1
    /*_____
2
             Maj Jeff Falkinburg
    -- Name:
3
    -- Date:
             Feb 16, 2017
4
              lec18.c
    -- File:
5
    -- Event: Lecture 18
6
    -- Crs:
              ECE 383
7
    - -
8
    -- Purp: MicroBlaze Tutorial that implements a custom IP to microBlaze.
9
    - -
10
    -- Documentation: MicroBlaze Tutorial
11
    ---
12
    -- Academic Integrity Statement: I certify that, while others may have
13
    -- assisted me in brain storming, debugging and validating this program,
    -- the program itself is my own work. I understand that submitting code
14
    -- which is the work of other individuals is a violation of the honor
15
    -- code. I also understand that if I knowingly give my original work to
16
17
    -- another individual is also a violation of the honor code.
    */
18
19
    20
21
    #include "xparameters.h"
22
    #include "stdio.h"
23
    #include "xstatus.h"
    #include "platform.h"
24
25
    #include "xil_printf.h"
                                         // Contains xil printf
26
    #include <xuartlite l.h>
                                         // Contains XUartLite RecvByte
27
    #include <xil io.h>
                                         // Contains Xil Out8 and its variations
28
29
    /**
          30
31
    /*
```





```
Constant Definitions ******************************/
                 ********
29
30
31
    /*
     * The following constants define the slave registers used for our Counter PCORE
32
33
     */
34
    #define countQReg
                                            // 8 LSBs of slv reg0 read=Q, write=D
                           0x44a00000
35
    #define countCtrlReg
                                            // 2 LSBs of slv reg1 are control
                           0x44a00004
    #define countRollReg
                                            // 1 LSBs of slv reg2 for roll
36
                           0x44a00008
37
38
    /*
39
     * The following constants define the Counter commands
     */
40
    #define count HOLD
                                      // The control bits are defined in the VHDL
41
                           0x00
42
    #define count COUNT
                                      // code contained in lec18.vhdl. They are
                           0x01
    #define count LOAD
                                      // added here to centralize the bit values in
43
                           0x02
                                      // a single place.
44
    #define count RESET
                           0x03
45
    #define printf xil_printf
                                       /* A smaller footprint printf */
46
47
    #define uartRegAddr
                                            // read <= RX, write => TX
48
                           0x40600000
49
    50
51
52
    53
54
55
    /*
56
     * The following are declared globally so they are zeroed and so they are
57
     * easily accessible from a debugger
58
     */
```



### Lec18.c

60	<pre>int main()</pre>
61	{
62	unsigned char c;
63	
64	<pre>init_platform();</pre>
65	
66	<pre>print("Welcome to Lecture 18\n\r");</pre>
67	
68	while(1) {
69	
70	c=XUartLite_RecvByte(uartRegAddr);
71	
72	<pre>switch(c) {</pre>
73	
74	/*
75	* Reply with the help menu
76	*
77	*/
78	case '?':
79	printf("\r\n");
80	<pre>printf(" count Q = %x\r\n",Xil_In16(countQReg));</pre>
81	printf("\r\n");
82	<pre>printf("?: help menu\r\n");</pre>
83	<pre>printf("o: k\r\n");</pre>
84	<pre>printf("c: COUNTER count up LEDs (by x26)\r\n");</pre>
85	<pre>printf("s: COUNTER start counter\r\n");</pre>
86	<pre>printf("1: COUNTER load counter\r\n");</pre>
8/	<pre>printf("r: COUNTER reset counter\r\n");</pre>
88	printf("f: flush terminal\r\n");
89	break;
90	





91 /\*--92 \* Basic I/O loopback 93 94 \*/ 95 case 'o': 96 printf("k \r\n"); 97 break; 98 /\*\_\_\_\_\_ 99 \* Tell the counter to count up 100 101 \*\_\_\_\_\_ 102 \*/ case 'c': 103 104 Xil Out8(countCtrlReg,count COUNT); Xil Out8(countCtrlReg,count\_HOLD); 105 106 break; 107 /\*\_\_\_\_\_ 108 \* Start the counter to count up 109 110 \*\_\_\_\_\_ \*/ 111 112 case 's': 113 Xil Out8(countCtrlReg,count COUNT); 114 break; 115





117 /\*-----118 \* Stop the counter from counting 119 \*\_\_\_\_\_ 120 \*/ 121 case 'S': 122 Xil Out8(countCtrlReg,count HOLD); 123 break; 124 /\*\_\_\_\_\_ \* Tell the counter to load a value 125 \*\_\_\_\_\_ 126 127 \*/ case 'l': 128 129 printf("Enter a 0-9 value to store in the counter: "); c=XUartLite RecvByte(uartRegAddr) - 0x30; 130 131 Xil Out8(countQReg,c); // put value into slv reg1 Xil\_Out8(countCtrlReg,count\_LOAD); // load command 132 133 printf("%c\r\n",c+0x30); 134 break; 135 /\*\_\_\_\_\_ 136 \* Reset the counter 137 \*\_\_\_\_\_ 138 139 \*/ 140 case 'r': Xil\_Out8(countCtrlReg,count\_RESET); // reset command 141 142 break; 143





144	/*
145	* Clear the terminal window
146	*
147	*/
148	case 'f':
149	<pre>for (c=0; c&lt;40; c++) printf("\r\n");</pre>
150	break;
151	
152	/*
153	* Unknown character was
154	*
155	*/
156	default:
157	<pre>printf("unrecognized character: %c\r\n",c);</pre>
158	break;
159	} // end case
160	
161	}
162	
163	<pre>cleanup_platform();</pre>
164	
165	return 0;
166	
167	} // end main



### Part 2: Software Questions/ Notes related to handout

- Why doesn't the 'c' command cause the counter to count up by 1?
- On line 130, why did I subtract 0x30?
- After loading the counter on line 132, something should be done that is missing.
- What line of VHDL code in my\_counter\_ip\_v1\_0\_S00\_AXI.vhd is "activated" when line 80 executes?
- What line of VHDL code in my\_counter\_ip\_v1\_0\_S00\_AXI.vhd is "activated" when line 141 executes?
- What line of VHDL code in lec18.vhdl "activated" when line 141 executes?
- What appears to be the naming convention for hardware registers?

Integrity - Service - Excellence



### MicroBlaze + Custom IP Now add "roll" for HW#10



Integrity - Service - Excellence



### Add C code to Source File



## Xilinx Software Development Kit - SDK

- In the SDK environment, you program the hardware built in the previous step.
- The key concept here is that the peripheral defined in Vivado design are accessible through the slave registers as memory mapped devices.
- Verify your my\_counter\_ip\_v1\_0 Base Address in system.hdf file is assigned to be 0x44a00000.
- In the my\_counter\_ip\_v1\_0\_S00\_AXI.vhdl file, I (arbitrarily) assigned counter ports to slave register according to the table below

Signal	direction	Slave Register	Address				
D	Input	slv_reg0(7 downto 0)	0x44a00000				
ctrl	Input	slv_reg1(1 downto 0)	0x44a00004				
Q	Output	slv_reg0(7 downto 0)	0x44a00000				



### **Increase Stack and Heap Size**

#### You may have to add more Stack and Heap to your

sok C/C++ - Lecture_18/src/Iscript.Id - Xilinx SDK	ELECTRON Reveal Intellige	
File Edit Navigate Search Project Run Xilinx Tools V	Window Help	
🖆 🕶 🔚 🐚   🕸 🕶 🗞 🗸 💿 🏭 🗖 🗖		
🎦 Project Explorer 🛛 🕞 🔄 🔻 🔽 🗖	🙀 system.mss 🔂 Lec18.c 🛛 Iscript.ld 🕺 🖻 xil_io.h 📑 system.hdf 🗖 🗖	1
<ul> <li>design_1_wrapper_hw_platform_0 [ECE_383_Spring_2</li> <li>drivers</li> <li>design_1_wrapper.bit</li> <li>design_1_wrapper.mmi</li> <li>odownload.bit</li> </ul>	Linker Script: Iscript.Id A linker script is used to control where different sections of an executable are placed in memory. In this page, you can define new memory regions, and change the assignment of sections or memory regions. Available Memory Regions	£
<pre>&gt; system.hdf </pre> Eccture_18 [ECE_383_Spring_2017 master]  Binaries  Includes  Debug  > Src  > <a href="mailto:bootspace">bootspace</a> > <a hre<="" td=""><td>Name       Base Address       Size       Add Mer         microblaze 0 ocal_memory_ilmb_bram_if_cntlr_Mem_microbl       0x50       0x7FB0       0         mig_7seri_0_memaddr       0x8000000       0x20000000       0x20000000         Stack and Heap Sizes       Stack Size       0x400         Stack Size       0x400       0x800       0x800         Heap Size       0x800       0x800       0x800</td><td></td></a>	Name       Base Address       Size       Add Mer         microblaze 0 ocal_memory_ilmb_bram_if_cntlr_Mem_microbl       0x50       0x7FB0       0         mig_7seri_0_memaddr       0x8000000       0x20000000       0x20000000         Stack and Heap Sizes       Stack Size       0x400         Stack Size       0x400       0x800       0x800         Heap Size       0x800       0x800       0x800	
	Section Name     Memory Region       .text     mig_7series_0_memaddr       .init     mig_7series_0_memaddr       .fini     mig_7series_0_memaddr        III       Summary     Source	



### **Build and Export to FPGA**

SOK Program FPGA	" Z roken	1. (2. state)	-	10	×	
Program FPGA					<b></b>	
Specify the bitstream	Specify the bitstream and the ELF files that reside in BRAM memory					
Hardware Configuration						
Hardware Platform:	design_1_wrapp	er_hw_platform_0	•			
Connection:	Local		•	New		
Device:	Auto Detect			Select		
Bitstream:	design_1_wrapp	oer.bit		Search	Browse	
Partial Bitstream						
BMM/MMI File:	design_1_wrapp	oer.mmi		Search	Browse	
Software Configurati	ion					
Processor	Processor		ELF/MEM File to Initialize in Block RAM			
microblaze_0		bootloop				
•			•			
Program Cancel						



3 March 2021

# **Test program using UART**

- Run Configuration Settings for STDIO Connection
  - From the Project Explorer panel, right click on the Lecture18\_counter project folder. At the bottom of the drop down list, select Run As and then select Run Configurations.
- The Run Configurations window is divided into two main sections. In the left panel, under Xilinx C/C++ application(GDB), select Lecture18\_counter.elf or Lecture18\_counter Debug
- On the right side of this window, you will see five main tabs. Select the **STDIO Connection tab**.
- COM Port Selection for STDIO Connection
  - Port name should be the correct UART port. For me it showed up as COM4. Select Baud Rate as 9600. Have the **Connect STDIO to Console** box checked. (uncheck if you want to use another terminal emulator)
- Now click on **Apply** and **Run**.
- "Welcome to Lecture 18" will be displayed on the Console tab
  - Type "?" to see list of commands to control the counter and LEDs



### MicroBlaze + Custom IP Now add "roll" for HW#10



Integrity - Service - Excellence


# Now try HW#10

1 when Q=mx

## Hints

#### lec18.vhd

-- entity will need "roll" signal added

-- architecture will need to set "roll" to '1' when Q is the maxCount.

Since the counter size is Generic based on size N, to create maxCount, I added....

signal maxCount: unsigned (N-1 downto 0);

and CSA...

```
maxCount <= (others => '1');
```

### roll

### My\_Counter\_IP\_v1\_0\_S00\_AXI.vhd

-- need to update counter's entity with new roll signal... (around line 116)

-- need an internal wire signal created to hook up to roll... I called this **roll\_sig** (around line 122)

-- your microblaze will be reading "roll", not writing to it. Your current design reads "Q" vector on

slv\_reg2, so you need to modify this to read "roll" bit on slv\_reg2. So in the last line below, slv\_reg2 will need to be replaced with a way to read **roll\_sig**.

```
(near lines 673-679)
case loc_addr is
when b"00000" =>
reg_data_out <= X"000000" & std_logic_vector(Q);
when b"00001" =>
reg_data_out <= slv_reg1;
when b"00010" =>
reg_data_out <= slv_reg2; -- here is where we hook up roll_sig
-- need to update counter's entity where it is instantiated, with new roll signal... (around line 767), and
connect "roll" to roll sig</pre>
```

Integrity - Service - Excellence

Ď.



# Now try HW#10

## More Hints

HelloWorld.c or Lec18.c or main.c
-- the register location for "roll" is defined for you
#define countRollReg 0x44a00008 // 1 LSBs of slv\_reg2 for roll
-- need to add code to read the roll countRollReg register. Could add it as a printf under the "?"
command similar to reading the Q count value:
printf(" count Q = %x\r\n",Xil\_In16(countQReg));

See other hints in the HW#10 assignment

3 March 2021 Integrity - Service - Excellence