

---

L18 now L19



UNITED STATES

**AIR FORCE  
ACADEMY**


**ECE 383 - Embedded  
Computer Systems II  
Lecture 18 - Soft Core  
(MicroBlaze) + Custom IP**

# Similarity of Lab2 FSM with HW8b?

```
1. while(1) {  
2.   while(REQ == 0);  
3.   KEY = data;  
4.   ACK = 1;  
5.   while(REQ == 1);  
6.   ACK = 0;  
7.   match = 0;  
8.   for(i=0; i<1024; i++) {  
9.     MBR = RAM[i];  
10.    if (MBR == KEY) {  
11.      match=match+1;  
12.    } // end if  
13.  } // end for  
14. } // end while
```

- ~~Time Logs!~~
- MicroBlaze + Custom IP

Write Cycle?  
Read Cycle?





Lecture:	18
Homework	HW #10
Status	Complete
Handout	hand18.docx
Code	lec18code.zip { lec18.vhdl lec18.xdc my_counter_ip_v1_0_S00_AXI.vhd (User Logic/AXI Interface) my_counter_ip_v1_0.vhd (Counter Top Level Interface) lec18.c
Lesson Slides and Tutorial	ECE_383_Lec18.pptx ECE_383_Lec18_2018.pptx Lec18_Install_short_version.pdf



UNITED STATES  
AIR FORCE  
ACADEMY


---

# MicroBlaze + Custom IP



# MicroBlaze + Custom IP what you are building today

(1<sup>st</sup> without the “roll”; then add “roll” in HW#10)


















What does this have to do with Lab3???


# Lab2

## Lab2\_dp

### Audio\_Codec\_Wrapper



## Lab2\_cu



- Hook up **32** 32-bit registers

How many address bits do we need?

$$2^x = 32$$

$$x = \underline{\quad}$$

Default code setup to read/write  
slv\_reg0 to slv\_reg31

Base address: 0x44a00000 → slv\_reg0

What address is slv\_reg3?

Byte Addressable,  
not word addressable

32-bit word =      bytes

     bits to address

	<u>Hex</u>
reg <sup>0</sup>	0x44a000 <u>00</u>
reg <sup>1</sup>	0x44a000 <u>    </u>
reg <sup>2</sup>	0x44a000 <u>    </u>
reg <sup>3</sup>	0x44a000 <u>    </u>
reg <sup>4</sup>	0x44a000 <u>    </u>



# MicroBlaze + Custom IP – Workflow

---


- The work flow has three main steps.
  1. Define a new hardware design (MicroBlaze + axi\_uartlite) in Vivado IP Integrator ← **HW#9!**
  2. Create and package new custom IP (your custom hardware, which is a **my\_counter**) and import it into your Vivado design
  3. Program the resulting hardware in the SDK environment.
- We will assume you did the last part of HW#9, and called the project **Lecture\_18** (at least to step #11, validate design)

Follow next 70 screen shot slides? or

Follow 5 page [Lec18\\_Install\\_short\\_version.pdf](#) instead?

# Xilinx Vivado – Create and Package Custom IP (my\_counter)


- 1. Open your Lecture\_18 Vivado project
  - Go to **Tools** → **Create and package IP**





# Xilinx Vivado – Create and Package Custom IP

- **2. Create your custom IP project**
  - 2.1) Select **Create a new AXI4 peripheral** and click **Next**



# Xilinx Vivado – Create and Package Custom IP

- 2.2) Input “My\_Counter\_IP” in the name field and click **Next**

Create and Package New IP

**Peripheral Details**  
Specify name, version and description for the new peripheral

Name: my\_counter\_ip

Version: 1.0

Display name: my\_counter\_ip\_v1.0

Description: My new Lec 18 Counter AXI IP

IP location: C:/Users/Jeffrey.Falkinburg/Documents/Courses/ECE383/Spr17/ECE\_383\_Spring\_2017/Lecture\_18/..../ip\_repo


Overwrite existing

? < Back Next > Finish Cancel




# Xilinx Vivado – Create and Package Custom IP

- 2.3) Change the number of Registers to 32 on the AXI interface and click **Next**



# Xilinx Vivado – Create and Package Custom IP


## ■ 2.4) Select **Edit IP** and click **Finish**



# Xilinx Vivado – Create and Package Custom IP


## ■ 3. Designing the IP core

- 3.1) A new instance of Vivado will open up for the new IP core. Expand the top level file **My\_Counter\_IP\_v1\_0**. Then double-click on **My\_Counter\_IP\_v1\_0\_S00\_AXI** to open it in the editor.



# Xilinx Vivado – Create and Package Custom IP

- **4. Add the Lec 10 Counter to the My\_Counter\_IP\_v1\_0**
  - by “Add Sources” → lec18.vhd file
  - Your counter will not yet be connected to the top level design





# Xilinx Vivado – Create and Package Custom IP

- 4. The **lec18.vhd** file does not need to be modified
- 5. The **My\_Counter\_IP\_v1\_0\_800\_AXI.vhd** file needs to be modified with the changes seen in the Ninja version to support your counter (line numbers from Ninja version)
  - Lines 20, 112-122, 671, 759-766
- 6. The **My\_Counter\_IP\_v1\_0.vhd** file needs to be modified with the changes seen in the version on Ninja
  - Lines 19, 59, 93
- The following slides, diagrams, and worksheet are intended to teach you what these modifications mean...
- Installation resumes on slide titled “**Packaging the IP core**”



# Part 1a: Hardware Questions/ Notes related to handout


---

- Note: the truth table for the counter is in the comments.



# MicroBlaze + Custom IP

Artix 7 (design\_1)





# Lec18.vhdl – Lec 10 Counter

```
1  -----
2  -- File:      lec18.vhdl
3  -- Ctrl:     00=Hold      01=Increment      10=Load      11=reset
4  -----
5  entity lec10 is
6      generic( N          : integer := 4);
7      port(  clk          : in  STD_LOGIC;
8            reset_n      : in  STD_LOGIC;
9            ctrl         : in  std_logic_vector(1 downto 0);
10           D            : in  unsigned (N-1 downto 0);
11           Q            : out unsigned (N-1 downto 0));
12 end lec10;
13 architecture behavior of lec10 is
14     signal processQ: _____ ;
15 begin
16     process (clk)
17     begin
18         if (rising_edge(clk)) then
19             if (reset_n = '0') then
20                 processQ <= _____ ;
21             elsif (ctrl = "01") then
22                 processQ <= _____ ;
23             elsif (ctrl = "10") then
24                 processQ <= _____ ;
25             elsif (ctrl = "11") then
26                 processQ <= _____ ;
27             end if;
28         end if;
29     end process;
30     Q <= processQ;
31 end behavior;
```



# Part 1b: Hardware Questions/ Notes related to handout


---

- Q: In `my_counter_ip_v1_0_S00_AXI.vhd`, what do the generics `..AXI_DATA_WIDTH`, `..AXI_ADDR_WIDTH` do?
- Q: In `my_counter_ip_v1_0_S00_AXI.vhd`, what two roles is `slv_reg0` serving?
- Q: In `my_counter_ip_v1_0_S00_AXI.vhd`, what roles does `slv_reg1` serve?
- Q: In `my_counter_ip_v1_0_S00_AXI.vhd`, `slv_reg0` is on the left and right-hand side of an assignment. Identify the two lines where this happens.
- Q: In `my_counter_ip_v1_0_S00_AXI.vhd`, on line 62, what is the role does `X"000000"` serve?



# MicroBlaze + Custom IP

Artix 7 (design\_1)





# my\_counter\_ip\_v1\_0\_S00\_AXI .vhd – User Logic

```
32 -----  
33 -- File: my_counter_ip_v1_0_S00_AXI.vhd  
34 -----  
35 use ieee.numeric_std.all;  
36  
37 entity my_counter_ip_v1_0_S00_AXI is  
38     generic (  
39         -- Width of S_AXI data bus  
40         C_S_AXI_DATA_WIDTH      : integer          := 32;  
41         -- Width of S_AXI address bus  
42         C_S_AXI_ADDR_WIDTH     : integer          := 7  
43     );  
44     port (  
45         -- Users to add ports here  
46         LED      : out std_logic_vector(7 downto 0);  
47         -- User ports ends  
48         -- Do not modify the ports beyond this line  
49         -- Global Clock Signal  
50         S_AXI_ACLK      : in std_logic;  
51         -- Global Reset Signal. This Signal is Active LOW  
52         S_AXI_ARESETN  : in std_logic;  
53         ... lots of other stuff ...);  
54     architecture arch_imp of my_counter_ip_v1_0_S00_AXI is  
55         -----  
56         ----- Signals for user logic register space example  
57         -----  
58         component lec10 is  
59             generic (N: integer := 4);  
60             Port(  
61                 clk: in  STD_LOGIC;  
62                 reset_n : in  STD_LOGIC;  
63                 ctrl: in std_logic_vector(1 downto 0);  
64                 D: in unsigned (N-1 downto 0);  
65                 Q: out unsigned (N-1 downto 0));  
66         end component;  
67         signal _____ : unsigned (7 downto 0);
```



# my\_counter\_ip\_v1\_0\_S00\_AXI .vhd – User Logic

```
68 begin
69     -- Address decoding for reading registers
70     loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
71     case loc_addr is
72         when b"00000" =>
73             reg_data_out <= X"000000" & std_logic_vector(Q);
74         when b"00001" =>
75             reg_data_out <= slv_reg1;
76         when b"00010" =>
77             reg_data_out <= slv_reg2;
78         ... lots more stuff here
79     end case;
80     -- Add user logic here
81     counter: _____
82         generic map (_____)
83         port map(         clk => _____,
84                         reset_n => _____,
85                         ctrl => slv_reg1(1 downto 0),
86                         D => unsigned(slv_reg0(7 downto 0)),
87                         Q => _____);
88     LED <= std_logic_vector(Q);
89     -- User logic ends
```



## ■ 5. Modifying My\_Counter\_IP\_v1\_0\_S00\_AXI axi bus interface file

```
32 -----
33 -- File: my_counter_ip_v1_0_S00_AXI.vhd
34 -----
35 use ieee.numeric_std.all;
36
37 entity my_counter_ip_v1_0_S00_AXI is
38     generic (
39         -- Width of S_AXI data bus
40         C_S_AXI_DATA_WIDTH      : integer      := 32;
41         -- Width of S_AXI address bus
42         C_S_AXI_ADDR_WIDTH     : integer      := 7
43     );
44     port (
45         -- Users to add ports here
46         LED                    : out std_logic_vector(7 downto 0);
47         -- User ports ends
48         -- Do not modify the ports beyond this line
49         -- Global Clock Signal
50         S_AXI_ACLK             : in std_logic;
51         -- Global Reset Signal. This Signal is Active LOW
52         S_AXI_ARESETN         : in std_logic;
53         ... lots of other stuff ...);
```



# Xilinx Vivado – Create and Package Custom IP

- **5. Modifying My\_Counter\_IP\_v1\_0\_S00\_AXI axi bus interface file**
  - Add the counter declaration and a signal for Q before begin in the my\_counter\_ip\_v1\_0\_S00\_AXI architecture:

```
54 architecture arch_imp of my_counter_ip_v1_0_S00_AXI is
55     -----
56     ---- Signals for user logic register space example
57     -----
58     component lec10 is
59     generic (N: integer := 4);
60     Port(
61         clk: in STD_LOGIC;
62         reset_n : in STD_LOGIC;
63         ctrl: in std_logic_vector(1 downto 0);
64         D: in unsigned (N-1 downto 0);
65         Q: out unsigned (N-1 downto 0));
66     end component;
67     signal _____ : unsigned (7 downto 0);
```



# Xilinx Vivado – Create and Package Custom IP

- **5. Modifying My\_Counter\_IP\_v1\_0\_S00\_AXI axi bus interface file**
  - Add the counter implementation and connect the wires within the my\_counter\_ip\_v1\_0\_S00\_AXI architecture:

```
80  -- Add user logic here
81  counter: _____
82      generic map (_____)
83      port map(          clk => _____,
84                    reset_n => _____,
85                    ctrl => slv_reg1(1 downto 0),
86                    D => unsigned(slv_reg0(7 downto 0)),
87                    Q => _____);
88  LED <= std_logic_vector(Q);
89  -- User logic ends
```



# Xilinx Vivado – Create and Package Custom IP

- **5. Modifying My\_Counter\_IP\_v1\_0\_S00\_AXI axi bus interface file**
  - Connect the counter implementation Q output signal to slave register 0 (slv\_reg0) in the my\_counter\_ip\_v1\_0\_S00\_AXI architecture:

```
68 begin
69     -- Address decoding for reading registers
70     loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
71     case loc_addr is
72         when b"00000" =>
73             reg_data_out <= X"000000" & std_logic_vector(Q);
74         when b"00001" =>
75             reg_data_out <= slv_reg1;
76         when b"00010" =>
77             reg_data_out <= slv_reg2;
78         .. lots more stuff here
```




# Part 1c: Hardware Questions/ Notes related to handout

---

- Q: If you want a signal to go outside the Artix 7 chip...
  - What files must it appear on the entity description?
  - What other files must contain information about the signal?
- Q: If you want a signal to go to the MicroBlaze...
  - What files must it appear on the entity description?
  - In order for the MicroBlaze to read the signal, what must you do?
  - In order for the MicroBlaze to write to the signal, what must you do?



# MicroBlaze + Custom IP





# My\_Counter\_IP\_v1\_0.vhd – Top Level

```
90 -----
91 -- my_counter_ip_v1_0.vhd
92 -----
93 use ieee.numeric_std.all;
94 entity my_counter_ip_v1_0 is
95 generic (
96     C_S00_AXI_DATA_WIDTH      : integer      := 32;
97     C_S00_AXI_ADDR_WIDTH     : integer      := 7
98 );
99 port (
100     -- Users to add ports here
101     LED : out std_logic_vector(7 downto 0);
102     -- User ports ends
103     -- Do not modify the ports beyond this line
104     -- Ports of Axi Slave Bus Interface S00_AXI
105     s00_axi_aclk      : in std_logic;
106     s00_axi_aresetn  : in std_logic;
107     ... lots of other stuff ...);
108
109 architecture arch_imp of my_counter_ip_v1_0 is
110     -- component declaration
111     component my_counter_ip_v1_0_S00_AXI is
112     generic (
113         C_S_AXI_DATA_WIDTH  : integer      := 32;
114         C_S_AXI_ADDR_WIDTH  : integer      := 7
115     );
116     port (
117         LED                  : out std_logic_vector(7 downto 0);
118         S_AXI_ACLK          : in std_logic;-- Instantiation of Axi Bus Interface S00_AXI
119         ... lots of other stuff ...);
```



# My\_Counter\_IP\_v1\_0.vhd – Top Level

```
109 architecture arch_imp of my_counter_ip_v1_0 is
110     -- component declaration
111 component my_counter_ip_v1_0_S00_AXI is
112 generic (
113     C_S_AXI_DATA_WIDTH  : integer      := 32;
114     C_S_AXI_ADDR_WIDTH  : integer      := 7
115 );
116 port (
117     LED                : out std_logic_vector(7 downto 0);
118     S_AXI_ACLK         : in std_logic;-- Instantiation of Axi Bus Interface S00_AXI
119     ...lots of other stuff...);
120
121 my_counter_ip_v1_0_S00_AXI_inst : my_counter_ip_v1_0_S00_AXI
122     port map(S_AXI_ACLK    => S_AXI_ACLK,
123             S_AXI_ARESETN=> S_AXI_ARESETN,
124             S_AXI_WDATA   => S_AXI_WDATA,
125             ... lots of other stuff ...);my_counter_ip_v1_0_S00_AXI_inst :
126 my_counter_ip_v1_0_S00_AXI
127     generic map (
128         C_S_AXI_DATA_WIDTH => C_S00_AXI_DATA_WIDTH,
129         C_S_AXI_ADDR_WIDTH => C_S00_AXI_ADDR_WIDTH )
130     port map (
131         LED => LED,
132         S_AXI_ACLK    => s00_axi_aclk,
133         S_AXI_ARESETN=> s00_axi_aresetn,
134         ... lots of other stuff ...);
```



# Xilinx Vivado – Create and Package Custom IP

## ■ 6. Modifying My\_Counter\_IP\_v1\_0 top level file

- Add a port for the LEDs in the my\_counter\_ip\_v1\_0 entity between the comments to expose it to externally:

```
port (  
32 -----  
33 -- my_counter_ip_v1_0.vhd  
34 -----  
35 use ieee.numeric_std.all;  
36 entity my_counter_ip_v1_0 is  
37 generic (  
38     C_S00_AXI_DATA_WIDTH      : integer      := 32;  
39     C_S00_AXI_ADDR_WIDTH     : integer      := 7  
40 );  
41 port (  
42     -- Users to add ports here  
43     LED : out std_logic_vector(7 downto 0);  
44     -- User ports ends  
45     -- Do not modify the ports beyond this line  
46     -- Ports of Axi Slave Bus Interface S00_AXI  
47     s00_axi_aclk      : in std_logic;  
48     s00_axi_aresetn   : in std_logic;  
49     ... lots of other stuff ...);  
50
```



# Xilinx Vivado – Create and Package Custom IP

## ■ 6. Modifying My\_Counter\_IP\_v1\_0 top level file

- Add a port for the LEDs in the my\_counter\_ip\_v1\_0\_S00\_AXI component declaration:

port (

**LED : out std\_logic\_vector(7 downto 0);**

**S\_AXI\_ACLK : in std\_logic;**

```
51 architecture arch_imp of my_counter_ip_v1_0 is
52     -- component declaration
53     component my_counter_ip_v1_0_S00_AXI is
54     generic (
55         C_S_AXI_DATA_WIDTH : integer := 32;
56         C_S_AXI_ADDR_WIDTH : integer := 7
57     );
58     port (
59         LED : out std_logic_vector(7 downto 0);
60         S_AXI_ACLK : in std_logic; -- Instantiation of Axi Bus Interface S00_AXI
61         ... lots of other stuff...);
62
```



# Xilinx Vivado – Create and Package Custom IP

## ■ 6. Modifying My\_Counter\_IP\_v1\_0 top level file

- Add a port map for the LEDs in the my\_counter\_ip\_v1\_0\_S00\_AXI component instantiation:

port map (

**LED => LED,**

**S\_AXI\_ACLK => s00\_axi\_aclk,**

```
63 my_counter_ip_v1_0_S00_AXI_inst : my_counter_ip_v1_0_S00_AXI
64     port map(S_AXI_ACLK    => S_AXI_ACLK,
65             S_AXI_ARESETN=> S_AXI_ARESETN,
66             S_AXI_WDATA   => S_AXI_WDATA,
67             ... lots of other stuff ...);
68 my_counter_ip_v1_0_S00_AXI_inst : my_counter_ip_v1_0_S00_AXI
69     generic map (
70         C_S_AXI_DATA_WIDTH  => C_S00_AXI_DATA_WIDTH,
71         C_S_AXI_ADDR_WIDTH  => C_S00_AXI_ADDR_WIDTH )
72     port map (
73         LED => LED,
74         S_AXI_ACLK    => s00_axi_aclk,
75         S_AXI_ARESETN=> s00_axi_aresetn,
76         ... lots of other stuff ...);
```


## ■ 7. Packaging the IP core

- Now that we have written the core, it is time to package up the HDL to create a complete IP package.
- 7.1) Now click on **Package IP** in the Flow Navigator and you should see the Package IP tab.
- Select **Compatibility** (under Packaging Steps) and make sure “Artix7” are present. If those are not there, you can add them by clicking the plus button. The Life Cycle does not matter at this point.



# Xilinx Vivado – Create and Package Custom IP


## ■ 7. Packaging the IP core





# Xilinx Vivado – Create and Package Custom IP

- 7.2) Select **Customization Parameters** and select the line for **Merge Changes from Customization Parameters Wizard**. This will have the My\_Counter\_IP parameters from the top file.



The screenshot shows the Xilinx Vivado interface with the 'Customization Parameters' window open. The 'Packaging Steps' sidebar on the left has 'Customization Parameters' selected. The main window displays a table of parameters:

Name	Description	Display Name	Value
Customization Parameters			
C_S00_AXI_DATA_WIDTH	Width of S_AXI data bus	C S00 AXI DATA WIDTH	32
C_S00_AXI_ADDR_WIDTH	Width of S_AXI address bus	C S00 AXI ADDR WIDTH	7
C_S00_AXI_BASEADDR		C S00 AXI BASEADDR	0xFFFFFFFF
C_S00_AXI_HIGHADDR		C S00 AXI HIGHADDR	0x00000000



# Xilinx Vivado – Create and Package Custom IP

- 7.3) Select **Customization GUI**. This is where we get to change our graphical interface. No changes at this time.

The screenshot shows the Xilinx Vivado Customization GUI for a custom IP block named 'my\_counter\_ip\_0'. The interface is divided into several sections:

- Project Summary:** Shows the current project name 'Package IP - my\_counter\_ip'.
- Packaging Steps:** A list of steps with checkboxes, where 'Customization GUI' is currently selected and highlighted in orange. Other steps include Identification, Compatibility, File Groups, Customization Parameters, Ports and Interfaces, Addressing and Memory, and Review and Package.
- Customization GUI:**
  - Layout:** A tree view showing the component structure. It includes a 'Window' section with a 'Component Name' field, a 'Page 0' section with five parameters (C S00 AXI DATA WIDTH, C S00 AXI ADDR WIDTH, C S00 AXI BASEADDR, C S00 AXI HIGHADDR, and C S00 AXI LOWADDR), and a 'Hidden Parameters' section.
  - Preview:** A central area showing a graphical representation of the component. It displays a box labeled 'S00\_AXI' with three ports: 's00\_axi\_ack', 's00\_axi\_aresetn', and 'LED[7:0]'. A checkbox 'Show disabled ports' is visible above the preview area.
  - Component Name:** A text field containing 'my\_counter\_ip\_0'.
  - Parameters:** A list of parameters with their values:
    - C S00 AXI DATA WIDTH: 32
    - C S00 AXI ADDR WIDTH: 7
    - C S00 AXI BASEADDR: 0xFFFFFFFF
    - C S00 AXI HIGHADDR: 0x00000000



UNITED STATES  
AIR FORCE  
ACADEMY


# Xilinx Vivado – Create and Package Custom IP

---

- 7.3) Select **File Groups.** and select the line for **Merge Changes...**


# Xilinx Vivado – Create and Package Custom IP

- 7.4) Now the core should be complete so select **Review and Package** and click the **Re-package IP** button.





# Xilinx Vivado – Create and Package Custom IP

- 7.5) A popup will ask if you want to close the project, Select **Yes**.





# Xilinx Vivado – Create and Package Custom IP

- 8. Add Custom IP to your design
  - 8.1) In the project manager page of the original window, click **Open Block Design**. This adds a block design to the project.
  - 8.2) Use the **Add IP**  button to add your **my\_counter**



# Xilinx Vivado – Create and Package Custom IP

- 8. Add Custom IP to your design
  - 8.3) Right click on your **my\_counter** output pin **LEDs** and select **Make External** and then run **Connection Automation**



# Xilinx Vivado – Create and Package Custom IP


- 8. Add Custom IP to your design
  - 8.5) Your custom IP should now be connected. Now you need to add a constraints file to add the LED net to the pins on the Artix 7 chip by adding the following lines to the **Lec18.xdc** file.

Add sources → add or create constraints

```
## LEDs
set_property -dict { PACKAGE_PIN T14  IOSTANDARD LVCMOS25 } [get_ports { LED[0] }]; #IO_L15P_T2_DQS_13 Sch=led[0]
set_property -dict { PACKAGE_PIN T15  IOSTANDARD LVCMOS25 } [get_ports { LED[1] }]; #IO_L15N_T2_DQS_13 Sch=led[1]
set_property -dict { PACKAGE_PIN T16  IOSTANDARD LVCMOS25 } [get_ports { LED[2] }]; #IO_L17P_T2_13 Sch=led[2]
set_property -dict { PACKAGE_PIN U16  IOSTANDARD LVCMOS25 } [get_ports { LED[3] }]; #IO_L17N_T2_13 Sch=led[3]
set_property -dict { PACKAGE_PIN V15  IOSTANDARD LVCMOS25 } [get_ports { LED[4] }]; #IO_L14N_T2_SRCC_13 Sch=led[4]
set_property -dict { PACKAGE_PIN W16  IOSTANDARD LVCMOS25 } [get_ports { LED[5] }]; #IO_L16N_T2_13 Sch=led[5]
set_property -dict { PACKAGE_PIN W15  IOSTANDARD LVCMOS25 } [get_ports { LED[6] }]; #IO_L16P_T2_13 Sch=led[6]
set_property -dict { PACKAGE_PIN Y13  IOSTANDARD LVCMOS25 } [get_ports { LED[7] }]; #IO_L5P_T0_13 Sch=led[7]
```



# MicroBlaze + Custom IP



# Updating Custom IP


---

- For initial class demo: **skip to slide titled “validate design.”**
- For Homework#10, when you need to add the “roll” to your custom hardware, follow the next few slide on **“updating Custom IP”**



# Updating Custom IP


- click on **My\_Counter** block, **right-click**, and click **Edit in IP Packager** if you want to modify! (like adding “roll”)





# Xilinx Vivado – Create and Package Custom IP

- Now that you updated the core you need to re-select **Review and Package** and click the **Re-package**






# Updating Custom IP

- click **Show IP Status** (on yellow bar in block design)
- Select **my\_counter** block
- Click **Upgrade Selected** (box at bottom of screen)
- **Ok, and Generate**

The screenshot shows the Block Design tool interface. The Design window displays a block diagram with a block named 'my\_counter\_ip\_0' circled in blue and labeled with a red '1'. The IP Status window is open, showing a table of IP components. The 'my\_counter\_ip\_0' entry is highlighted, and the 'Upgrade Selected' button at the bottom of the window is circled in blue and labeled with a red '2'.

Source File	IP Status	Recommendation	Change Log	IP Name	Current Version	Recommended Version	License	Current Part
design_1 (1)	<input checked="" type="checkbox"/>							
/my_counter_ip_0	<input checked="" type="checkbox"/>	IP definition 'my_counter_ip_v1.0 (1.0)' changed on disk	<a href="#">Upgrade IP</a>	my_counter_ip_v1.0	1.0 (Rev. 1)	1.0 (Rev. 1)	Included	xc7a200t5bg4f

- You should verify the addressing for all your design components before continuing.
- Verify that the base addresses are the same addresses used in the template C-code.
- Should be no changes at this time.



Cell	Slave Interface	Base Name	Offset Address	Range	High Address
microblaze_0					
Data (32 address bits : 4G)					
axi_uartlite_0	S_AXI	Reg	0x4060_0000	64K	0x4060_FFFF
microblaze_0_local_memory/dlmb_bram_if_cntrl	SLMB	Mem	0x0000_0000	32K	0x0000_7FFF
mig_7series_0	S_AXI	memaddr	0x8000_0000	512M	0x9FFF_FFFF
my_counter_ip_0	S00_AXI	S00_AXI_reg	0x44A0_0000	64K	0x44A0_FFFF
Instruction (32 address bits : 4G)					
microblaze_0_local_memory/ilmb_bram_if_cntrl	SLMB	Mem	0x0000_0000	32K	0x0000_7FFF
mig_7series_0	S_AXI	memaddr	0x8000_0000	512M	0x9FFF_FFFF

# Validate and Export Design

---

1. First click **validate** design\_1 (click the check mark)
2. Regenerate the design\_1 HDL wrapper.
  - Right click **design\_1** → “create VHDL wrapper” → OK
3. Finally you need to generate the Generate Design bitstream
4. Take a coffee break while it builds

## One MIG error is okay (more is not okay)

- `apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr3_sdram" } [get_bd_cells mig_7series_0]`
  - [BD 41-1273] Error running apply\_rule TCL procedure: can't read "board\_if": no such variable ::xilinx.com\_bd\_rule\_mig\_7series::apply\_rule Line 48



- Exporting Hardware Design to SDK...be sure to include the bitstream... (File→Export Hardware)

Export Hardware dialog box options:

- Export hardware platform for software development tools
- Include bitstream
- Export to: <Local to Project>

Name	Constraints	WNS	TNS	WHS	THS	TPWS	Failed Routes	LUT	FF	BRAM	DSP	Start	Elapsed	Status	Progress
synth_1	constrs_1							14.35	10.53	13.33	0.00	12/8/14 4:45 PM	00:07:09	synth_design Complete!	
impl_1	constrs_1	1.13	0.00	0.01	0.00	0.00	0	13.58	6.81	13.33	0.00	12/8/14 4:52 PM	00:03:37	write_bitstream Complete!	

Export a hardware description file for use with the SDK



## Go to **File** and select **Launch SDK** and click **OK**.

The screenshot shows the Vivado 2014.3 IDE interface. The 'Project Summary' panel is active, displaying synthesis results for a project named 'Hellow\_World'. The 'Implementation' panel shows a 'Complete' status with 85 warnings. A 'Launch SDK' dialog box is open in the center, with 'Exported location' and 'Workspace' both set to '<Local to Project>'. The 'Tcl Console' at the bottom shows the execution of the 'write\_bitstream' command, resulting in a successful file copy.

Resource	Utilization %
FF	6.81
LUT	13.58
Memory LUT	6.34
I/O	23.81
BRAM	13.33
BLUFG	18.75
MMCM	33.33
PLL	16.67

```
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Milinx/Vivado/2014.3/data/ip'.
open_projects: Time (el): cpu = 00:00:33 ; elapsed = 00:00:16 ; Memory (MB) : peak = 892.250 ; gsin = 291.559
file mkdir C:/vivado_projects/Nexys4DDR_Microblaze_MIG/Hellow_World/Hellow_World.sdk
file copy -force C:/vivado_projects/Nexys4DDR_Microblaze_MIG/Hellow_World/Hellow_World.runs/impl_1/design_1_wrapper.sysdef C:/vivado_projects/Nexys4DDR_Microblaze_MIG/Hellow_World/Hellow_World.sdk/design_1_wrapper.hdf
```



# New SDK Project

- File → New → Application Project
- Give it a name → Next

**New Project**

**Application Project**  
Create a managed make application project.

Project name:

Use default location

Location:

Choose file system:

**Target Hardware**

Hardware Platform:

Processor:


**Target Software**

OS Platform:

Language:  C  C++


Board Support Package:  Create New   Use existing

# New SDK Project






# New C Source File



# New C Source File





```
1  /*-----  
2  -- Name:      Maj Jeff Falkinburg  
3  -- Date:      Feb 16, 2017  
4  -- File:      lec18.c  
5  -- Event:     Lecture 18  
6  -- Crs:      ECE 383  
7  --  
8  -- Purp:     MicroBlaze Tutorial that implements a custom IP to microBlaze.  
9  --  
10 -- Documentation:  MicroBlaze Tutorial  
11 --  
12 -- Academic Integrity Statement: I certify that, while others may have  
13 -- assisted me in brain storming, debugging and validating this program,  
14 -- the program itself is my own work. I understand that submitting code  
15 -- which is the work of other individuals is a violation of the honor  
16 -- code. I also understand that if I knowingly give my original work to  
17 -- another individual is also a violation of the honor code.  
18 -----*/  
19  
20 /***** Include Files *****/  
21 #include "xparameters.h"  
22 #include "stdio.h"  
23 #include "xstatus.h"  
24 #include "platform.h"  
25 #include "xil_printf.h"           // Contains xil_printf  
26 #include <xuartlite_1.h>         // Contains XUartLite_RecvByte  
27 #include <xil_io.h>              // Contains Xil_Out8 and its variations  
28  
29 /***** Constant Definitions *****/  
30  
31 /*
```



```
29  /***** Constant Definitions *****/
30
31  /*
32  * The following constants define the slave registers used for our Counter PCORE
33  */
34  #define countQReg          0x44a00000    // 8 LSBs of slv_reg0 read=Q, write=D
35  #define countCtrlReg      0x44a00004    // 2 LSBs of slv_reg1 are control
36  #define countRollReg      0x44a00008    // 1 LSBs of slv_reg2 for roll
37
38  /*
39  * The following constants define the Counter commands
40  */
41  #define count_HOLD        0x00          // The control bits are defined in the VHDL
42  #define count_COUNT       0x01          // code contained in lec18.vhdl. They are
43  #define count_LOAD       0x02          // added here to centralize the bit values in
44  #define count_RESET      0x03          // a single place.
45
46  #define printf xil_printf              /* A smaller footprint printf */
47
48  #define uartRegAddr       0x40600000    // read <= RX, write => TX
49
50  /***** Function Prototypes *****/
51
52
53  /***** Variable Definitions *****/
54
55  /*
56  * The following are declared globally so they are zeroed and so they are
57  * easily accessible from a debugger
58  */
```



```
60  int main()
61  {
62      unsigned char c;
63
64      init_platform();
65
66      print("Welcome to Lecture 18\n\r");
67
68      while(1) {
69
70          c=XUartLite_RecvByte(uartRegAddr);
71
72          switch(c) {
73
74              /*-----
75               * Reply with the help menu
76               *-----
77              */
78              case '?':
79                  printf("-----\r\n");
80                  printf("      count Q = %x\r\n",Xil_In16(countQReg));
81                  printf("-----\r\n");
82                  printf("?: help menu\r\n");
83                  printf("o: k\r\n");
84                  printf("c: COUNTER  count up LEDs (by x26)\r\n");
85                  printf("s: COUNTER  start counter\r\n");
86                  printf("l: COUNTER  load counter\r\n");
87                  printf("r: COUNTER  reset counter\r\n");
88                  printf("f: flush terminal\r\n");
89                  break;
90
```



```
91      /*-----  
92      * Basic I/O loopback  
93      *-----  
94      */  
95      case 'o':  
96          printf("k \r\n");  
97          break;  
98  
99      /*-----  
100     * Tell the counter to count up  
101     *-----  
102     */  
103     case 'c':  
104         Xil_Out8(countCtrlReg, count_COUNT);  
105         Xil_Out8(countCtrlReg, count_HOLD);  
106         break;  
107  
108     /*-----  
109     * Start the counter to count up  
110     *-----  
111     */  
112     case 's':  
113         Xil_Out8(countCtrlReg, count_COUNT);  
114         break;  
115
```



```
117     /*-----  
118     * Stop the counter from counting  
119     *-----  
120     */  
121     case 'S':  
122         Xil_Out8(countCtrlReg, count_HOLD);  
123         break;  
124     /*-----  
125     * Tell the counter to load a value  
126     *-----  
127     */  
128     case 'l':  
129         printf("Enter a 0-9 value to store in the counter: ");  
130         c=XUartLite_RecvByte(uartRegAddr) - 0x30;  
131         Xil_Out8(countQReg, c); // put value into slv_reg1  
132         Xil_Out8(countCtrlReg, count_LOAD); // load command  
133         printf("%c\r\n", c+0x30);  
134         break;  
135  
136     /*-----  
137     * Reset the counter  
138     *-----  
139     */  
140     case 'r':  
141         Xil_Out8(countCtrlReg, count_RESET); // reset command  
142         break;  
143
```



```
144     /*-----  
145     * Clear the terminal window  
146     *-----  
147     */  
148     case 'f':  
149         for (c=0; c<40; c++) printf("\r\n");  
150         break;  
151  
152     /*-----  
153     * Unknown character was  
154     *-----  
155     */  
156     default:  
157         printf("unrecognized character: %c\r\n",c);  
158         break;  
159     } // end case  
160  
161 }  
162  
163 cleanup_platform();  
164  
165 return 0;  
166  
167 } // end main
```



# Part 2: Software Questions/ Notes related to handout


---

- Why doesn't the 'c' command cause the counter to count up by 1?
- On line 130, why did I subtract 0x30?
- After loading the counter on line 132, something should be done that is missing.
- What line of VHDL code in my\_counter\_ip\_v1\_0\_S00\_AXI.vhd is "activated" when line 80 executes?
- What line of VHDL code in my\_counter\_ip\_v1\_0\_S00\_AXI.vhd is "activated" when line 141 executes?
- What line of VHDL code in lec18.vhdl "activated" when line 141 executes?
- What appears to be the naming convention for hardware registers?



# MicroBlaze + Custom IP

## Now add "roll" for HW#10





UNITED STATES  
AIR FORCE  
ACADEMY

# Add C code to Source File

---



# Xilinx Software Development Kit - SDK

- In the SDK environment, you program the hardware built in the previous step.
- The key concept here is that the peripheral defined in Vivado design are accessible through the slave registers as memory mapped devices.
- Verify your my\_counter\_ip\_v1\_0 Base Address in system.hdf file is assigned to be 0x44a00000.
- In the my\_counter\_ip\_v1\_0\_S00\_AXI.vhdl file, I (arbitrarily) assigned counter ports to slave register according to the table below.

Signal	direction	Slave Register	Address
D	Input	slv_reg0(7 downto 0)	0x44a00000
ctrl	Input	slv_reg1(1 downto 0)	0x44a00004
Q	Output	slv_reg0(7 downto 0)	0x44a00000

# Increase Stack and Heap Size

- You may have to add more Stack and Heap to your


The screenshot shows the Xilinx IDE interface for editing the linker script `Iscript.ld`. The Project Explorer on the left shows the file `Iscript.ld` selected in the `src` directory, circled in blue with a red '1'. The main editor displays the 'Linker Script: Iscript.ld' configuration page. The 'Stack and Heap Sizes' section is circled in blue with a red '2', showing 'Stack Size' set to `0x400` and 'Heap Size' set to `0x800`. The 'Available Memory Regions' table is also circled in blue with a red '3', showing the 'Size' column for the `mig_7series_0_memaddr` region.

Name	Base Address	Size
microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microbl...	0x50	0x7FB0
mig_7series_0_memaddr	0x80000000	0x20000000

Section Name	Memory Region
.text	mig_7series_0_memaddr
.init	mig_7series_0_memaddr
.fini	mig_7series_0_memaddr

# Build and Export to FPGA




# Test program using UART

- Run Configuration Settings for STDIO Connection
  - From the Project Explorer panel, right click on the **Lecture18\_counter** project folder. At the bottom of the drop down list, select **Run As** and then select **Run Configurations**.
- The Run Configurations window is divided into two main sections. In the left panel, under Xilinx C/C++ application(GDB), select **Lecture18\_counter.elf** or **Lecture18\_counter Debug**
- ~~On the right side of this window, you will see five main tabs. Select the **STDIO Connection tab**.~~
- COM Port Selection for STDIO Connection
  - Port name should be the correct UART port. For me it showed up as COM4. Select Baud Rate as 9600. Have the **Connect STDIO to Console** box checked. (uncheck if you want to use another terminal emulator)
- Now click on **Apply** and **Run**.
- “**Welcome to Lecture 18**” will be displayed on the Console tab
  - Type “?” to see list of commands to control the counter and LEDs



# MicroBlaze + Custom IP

## Now add "roll" for HW#10





## ■ Hints

### lec18.vhd

```
-- entity will need "roll" signal added
-- architecture will need to set "roll" to '1' when Q is the maxCount.
  Since the counter size is Generic based on size N, to create maxCount, I added....
    signal maxCount: unsigned (N-1 downto 0);
  and CSA...
    maxCount <= (others => '1');
```

*roll\_out <= '1' when Q = maxCount else '0';*

### My\_Counter\_IP\_v1\_0\_S00\_AXI.vhd

```
-- need to update counter's entity with new roll signal... (around line 116)
-- need an internal wire signal created to hook up to roll... I called this roll_sig (around line 122)
-- your microblaze will be reading "roll", not writing to it. Your current design reads "Q" vector on
slv_reg2, so you need to modify this to read "roll" bit on slv_reg2. So in the last line below, slv_reg2 will
need to be replaced with a way to read roll_sig.
  (near lines 673-679)
  case loc_addr is
    when b"00000" =>
      reg_data_out <= X"000000" & std_logic_vector(Q);
    when b"00001" =>
      reg_data_out <= slv_reg1;
    when b"00010" =>
      reg_data_out <= slv_reg2; -- here is where we hook up roll_sig
  -- need to update counter's entity where it is instantiated, with new roll signal... (around line 767), and
  connect "roll" to roll_sig
```



## ■ More Hints

### >HelloWorld.c or Lec18.c or main.c

-- the register location for "roll" is defined for you

```
#define countRollReg 0x44a00008 // 1 LSBs of slv_reg2 for roll
```

-- need to add code to read the roll countRollReg register. Could add it as a printf under the "?"

command similar to reading the Q count value:

```
printf("          count Q = %x\r\n", Xil_In16(countQReg));
```

See other hints in the HW#10 assignment